

# 具有视频分离功能的 和 HDCP 的 DS90UH941AS-Q1 2K DSI 转 FPD-Link III 桥接串行器

## 1 特性

- 符合面向汽车应用的 AEC-Q100 标准 的下列特性：
  - 器件温度 2 级：环境工作温度范围为  $-40^{\circ}\text{C}$  至  $+105^{\circ}\text{C}$
- 针对具有 24 位色深的 30Hz、3K (2880x1620)、QXGA (2048x1536)、2K (2880x1080)、WUXGA (1920x1200) 或 1080p60 (1920x1080) 分辨率，支持高达 210MHz 的像素时钟频率
- MIPI D-PHY/显示串行接口 (DSI) 接收器可提供用于连接到视频处理器或 FPGA 的高带宽接口
  - 双 DSI 输入端口，每个端口具有多达 4 个数据通道
  - 每个通道的速率高达 1.5Gbps
  - 具有对称和非对称解包功能的超级帧
  - ECC 和 CRC 生成
  - 虚拟通道功能
- 单路和双路 FPD-Link III 输出
  - 单链路：高达 105MHz 的像素时钟
  - 双链路：高达 210MHz 的像素时钟
- 对称和非对称视频分离
- 支持片上密钥存储的集成 HDCP v1.4 密码引擎

## 2 应用

- 汽车信息娱乐：
  - IVI 音响主机和 HMI 模块
  - 中央信息显示屏
  - 数字仪表组
  - 后座娱乐系统

## 3 说明

DS90UH941AS-Q1 是专为汽车信息娱乐应用设计的双 DSI 转 FPD-Link III 桥接串行器。在与 FPD-Link III DS90UH940N-Q1、DS90UH948-Q1、DS90UH924-Q1、DS90UH926-Q1 或 DS90UH928-Q1 解串器配合使用时，DS90UH941AS-Q1 可通过具有成本效益的 50Ω 单端同轴电缆或 100Ω 差分屏蔽双绞线 (STP) 和屏蔽四路绞线 (STQ) 电缆提供单通道或双通道高速串行流。为了应对信息娱乐系统中显示器数量和差异的增加，DS90UH941AS-Q1 可以支持对称和非对称分离。


DS90UH941AS-Q1 可以通过两个差分对实现视频数据的整合，以简化系统设计并减小应用的互连线尺寸和重量。

### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸（标称值）
DS90UH941AS-Q1	VQFN (64)	9.00mm x 9.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

应用图



## 目录

<b>1</b>	<b>特性</b>	<b>1</b>	<b>8.3</b>	<b>Feature Description</b>	<b>21</b>
<b>2</b>	<b>应用</b>	<b>1</b>	<b>8.4</b>	<b>Device Functional Modes</b>	<b>39</b>
<b>3</b>	<b>说明</b>	<b>1</b>	<b>8.5</b>	<b>Programming</b>	<b>55</b>
<b>4</b>	<b>修订历史记录</b>	<b>2</b>	<b>8.6</b>	<b>Register Maps</b>	<b>58</b>
<b>5</b>	<b>说明（续）</b>	<b>3</b>	<b>9</b>	<b>Application and Implementation</b>	<b>137</b>
<b>6</b>	<b>Pin Configuration and Functions</b>	<b>4</b>	<b>9.1</b>	<b>Application Information</b>	<b>137</b>
<b>7</b>	<b>Specifications</b>	<b>8</b>	<b>9.2</b>	<b>Typical Application</b>	<b>138</b>
	7.1 Absolute Maximum Ratings	8	<b>10</b>	<b>Power Supply Recommendations</b>	<b>142</b>
	7.2 ESD Ratings	8	<b>10.1</b>	<b>VDD Power Supply</b>	<b>142</b>
	7.3 Recommended Operating Conditions	8	<b>10.2</b>	<b>Power-Up and Initialization</b>	<b>142</b>
	7.4 Thermal Information	9	<b>11</b>	<b>Layout</b>	<b>147</b>
	7.5 DC Electrical Characteristics	10	<b>11.1</b>	<b>Layout Guidelines</b>	<b>147</b>
	7.6 AC Electrical Characteristics	15	<b>11.2</b>	<b>Layout Example</b>	<b>149</b>
	7.7 Recommended Timing for External Clock Reference	17	<b>12</b>	<b>器件和文档支持</b>	<b>150</b>
	7.8 Recommended Timing for Serial Control Bus	18	<b>12.1</b>	<b>文档支持</b>	<b>150</b>
	7.9 Timing Diagrams	19	<b>12.2</b>	<b>社区资源</b>	<b>150</b>
<b>8</b>	<b>Detailed Description</b>	<b>21</b>	<b>12.3</b>	<b>商标</b>	<b>150</b>
	8.1 Overview	21	<b>12.4</b>	<b>静电放电警告</b>	<b>150</b>
	8.2 Functional Block Diagram	21	<b>12.5</b>	<b>Glossary</b>	<b>150</b>
			<b>13</b>	<b>机械、封装和可订购信息</b>	<b>150</b>

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

日期	修订版本	说明
2019 年 5 月	*	初始发行版。

## 5 说明（续）


FPD-Link III 接口支持通过同一条高速串行链路进行视频和音频数据传输以及全双工控制（包括 I2C 通信和高达 8 个 I2S 音频通道）。通过使用低压差分信令、数据换序和随机生成最大限度地降低了 EMI。

DS90UH941AS-Q1 对 MIPI DSI 输入进行串行化处理，支持高达 2K、WUXGA 和 1080p60 的视频分辨率（24 位色深）。在向后兼容模式下，DS90UH941AS-Q1 在单一差分链路上最高可支持 WXGA 和 720p 分辨率（24 位色深）。

DS90UH941AS-Q1 支持串行器和解串器中具有 HDCP 密码引擎的 HDCP 应用。在将 DSI 视频数据发送至 FPD-Link III 接口之前对该数据进行加密，并在解串器中进行解密。

## 6 Pin Configuration and Functions

**RTD Package  
64-Pin VQFN  
Top View**



**Pin Functions**

PIN		I/O, TYPE	DESCRIPTION
NAME	NO.		
MIPI DSI INPUT PINS			
DSI0_D0P	58	I	DSI RX Port 0 differential data input pins Use DEVICE_CFG (0x02h) and BRIDGE_CTL (0x4Fh) registers for the DSI RX control. If unused, these pins may be tied to Ground or left as No Connect pins.
DSI0_D0N	57	I	
DSI0_D1P	56	I	
DSI0_D1N	55	I	
DSI0_D2P	54	I	
DSI0_D2N	53	I	
DSI0_D3P	52	I	
DSI0_D3N	51	I	
DSI0_CLKP	60	I	DSI RX Port 0 differential clock input pins Use DEVICE_CFG (0x02h) and BRIDGE_CTL (0x4Fh) registers for the DSI RX control. If unused, these pins may be tied to Ground or left as No Connect pins.
DSI0_CLKN	59	I	

### Pin Functions (continued)

PIN		I/O, TYPE	DESCRIPTION
NAME	NO.		
DSI1_D0P	6	I	DSI RX Port 1 differential data input pins Use DEVICE_CFG (0x02h) and BRIDGE_CTL (0x4Fh) registers for the DSI RX control. If unused, these pins may be tied to Ground or left as No Connect pins.
DSI1_D0N	5	I	
DSI1_D1P	4	I	
DSI1_D1N	3	I	
DSI1_D2P	2	I	
DSI1_D2N	1	I	
DSI1_D3P	63	I	
DSI1_D3N	62	I	
DSI1_CLKP	8	I	DSI RX Port 1 differential clock input pins Use DEVICE_CFG (0x02h) and BRIDGE_CTL (0x4Fh) registers for the DSI RX control. If unused, these pins may be tied to Ground or left as No Connect pins.
DSI1_CLKN	7	I	
LFDSI	49	D	DSI Loop Filter pin Connect a 10-nF capacitor between this pin and Ground.
<b>FPD-LINK III INTERFACE PINS</b>			
DOUT0–	26	I/O	FPD-Link III TX Port 0 pins The port transmits FPD-Link III high-speed forward channel video and control data and receives back channel control data. It can interface with a compatible FPD-Link III deserializer RX through a STP or coaxial cable. The I/O must be AC-coupled per 表 212. If port is unused, leave the pins as No Connect.
DOUT0+	27	I/O	
DOUT1–	22	I/O	FPD-Link III TX Port 1 pins The port transmits FPD-Link III high-speed forward channel video and control data and receives back channel control data. It can interface with a compatible FPD-Link III deserializer RX through a STP or coaxial cable. The I/O must be AC-coupled per 表 212. If port is unused, leave the pins as No Connect.
DOUT1+	23	I/O	
LFT	20	D	FPD-Link III Loop Filter pin Connect a 10-nF capacitor between this pin and Ground.
REFCLK0	41	I, PD	External reference clock input pin It is an external reference clock input pin for the FPD-LINK III Port 0 when in Independent 2:2 or Asymmetric Splitter modes. It is typically connected to a low jitter clock source. It has an internal 25-k $\Omega$ pulldown. If unused, the pin may be left as No Connect or tied to GND.
REFCLK1	11	I, PD	External reference clock input pin for the FPD-LINK III Port 1 when in Independent 2:2 or Asymmetric Splitter Modes It is typically connected to a low jitter clock source. It has an internal 25-k $\Omega$ pulldown. If unused, the pin may be left as No Connect or tied to GND.
<b>CONTROL PINS</b>			
I2C_SDA	48	I/O, OD	I2C Data Input / Output Interface pin Open drain. Recommend a 2.2-k $\Omega$ to 4.7-k $\Omega$ pullup <sup>(1)</sup> to 1.8 V or 3.3 V.
I2C_SCL	47	I/O, OD	I2C Clock Input / Output Interface pin Open drain. Recommend a 2.2-k $\Omega$ to 4.7-k $\Omega$ pullup <sup>(1)</sup> to 1.8 V or 3.3 V.
IDX	19	I, S	I2C Serial Control Bus Device ID Address Select configuration pin Connect to an external pullup to VDD18 and a pulldown to GND to create a voltage divider per 表 12. <b>DO NOT LEAVE OPEN OR NO CONNECT.</b>
MODE_SELO	18	I, S	Mode Select 0 configuration pin Connect to an external pullup to VDD18 and a pulldown to GND to create a voltage divider per 表 8 and .
MODE_SEL1	32	I, S	Mode Select 1 configuration pin Connect to an external pullup to VDD18 and a pulldown to GND to create a voltage divider per 表 8 and .
PDB	31	I, PD	Inverted Power-Down input pin. Typically connected to a processor GPIO with a pulldown. When PDB input is brought HIGH, the device is enabled and internal registers and state machines are reset to default values. Asserting PDB signal low will power down the device and consume minimum power. The default function of this pin is PDB = LOW; POWER DOWN with an internal 50-k $\Omega$ internal pulldown enabled. PDB should remain low until after power supplies are applied and reach minimum required levels. PDB = 1, device is enabled (normal operation) PDB = 0, device is powered down.
INTB	30	O, OD	Interrupt output pin INTB is an active-low open drain and controlled by the status registers. See <a href="#">Interrupt Support</a> . INTB = H, Normal Operation INTB = L, Interrupt Request Recommended pullup: 4.7-k $\Omega$ to VDDIO. <b>DO NOT LEAVE OPEN OR NO CONNECT.</b>

(1) Optimal pullup resistor value depends on the I2C mode of operation, refer to [I2C Bus Pullup Resistor Calculation](#) (SLVA689)

## Pin Functions (continued)

PIN		I/O, TYPE	DESCRIPTION
NAME	NO.		
REM_INTB	10	O	Remote Interrupt output pin REM_INTB will directly mirror the status of the INTB_IN signal from the remote device. No separate serializer register read is required to reset and change the status of this pin. If unused, leave the pin as No Connect.
<b>SPI PINS (IN DUAL FPD-LINK III MODE)</b>			
MOSI	46	I/O, PD	SPI Master Output Slave Input pin Only available in Dual Link Mode. Shared with D_GPIO0. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
MISO	45	I/O, PD	SPI Master Input Slave Output pin Only available in Dual Link Mode. Shared with D_GPIO1. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
SPLK	44	I/O, PD	SPI Clock pin Only available in Dual Link Mode. Shared with D_GPIO2. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
SS	43	I/O, PD	SPI Slave Select pin Only available in Dual Link Mode. Shared with D_GPIO3. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
<b>HIGH-SPEED GPIO PINS</b>			
D_GPIO0	46	I/O, PD	High-Speed GPIO0 pin Only available in Dual Link Mode. Shared with MOSI. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
D_GPIO1	45	I/O, PD	High-Speed GPIO1 pin Only available in Dual Link Mode. Shared with MISO. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
D_GPIO2	44	I/O, PD	High-Speed GPIO2 pin Only available in Dual Link Mode. Shared with SPLK. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
D_GPIO3	43	I/O, PD	High-Speed GPIO3 pin Only available in Dual Link Mode. Shared with SS. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
<b>GPIO PINS</b>			
GPIO0	14	I/O, PD	General-Purpose Input/Output 0 pin If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
GPIO1	15	I/O, PD	General-Purpose Input/Output 1 pin If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
GPIO2	38	I/O, PD	General-Purpose Input/Output 2 pin Shared with I2S_DC. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
GPIO3	39	I/O, PD	General-Purpose Input/Output 3 pin Shared with I2S_DD. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
<b>REGISTER-ONLY GPIO PINS</b>			
GPIO5_REG	37	I/O, PD	General-Purpose Input/Output 5 pin Local register control only. Shared with I2S_DB. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
GPIO6_REG	36	I/O, PD	General-Purpose Input/Output 6 pin Local register control only. Shared with I2S_DA. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
GPIO7_REG	34	I/O, PD	General-Purpose Input/Output 7 pin Local register control only. Shared with I2S_WC. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
GPIO8_REG	35	I/O, PD	General-Purpose Input/Output 8 pin Local register control only. Shared with I2S_CLK. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
<b>SLAVE MODE LOCAL I2S CHANNEL PINS</b>			
I2S_WC	34	I/O, PD	Slave Mode I2S Word Clock Input pin Shared with GPIO7_REG. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
I2S_CLK	35	I/O, PD	Slave Mode I2S Clock Input pin Shared with GPIO8_REG. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.

### Pin Functions (continued)

PIN		I/O, TYPE	DESCRIPTION
NAME	NO.		
I2S_DA	36	I/O, PD	Slave Mode I2S Data Input pin Shared with GPIO6_REG. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
I2S_DB	37	I/O, PD	Slave Mode I2S Data Input pin Shared with GPIO5_REG. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
I2S_DC	38	I/O, PD	Slave Mode I2S Data Input pin Shared with GPIO2. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
I2S_DD	39	I/O, PD	Slave Mode I2S Data Input pin Shared with GPIO3. If unused and in a default condition (a 25-k $\Omega$ pulldown resistor enabled), this pin may be left as a No Connect pin.
<b>POWER AND GROUND PINS</b>			
GND	DAP	G	DAP is the large metal contact at the bottom side, located at the center of the VQFN package. Connect to a Ground plane.
VDD18	24 61	P	1.8-V ( $\pm 5\%$ ) Power Supply pins Require 0.1- $\mu$ F or 0.01- $\mu$ F capacitors to GND at each VDD pin. Additional 1- $\mu$ F and 10- $\mu$ F decoupling is recommended for the pin group.
VDD11_P0	17	P	1.1-V ( $\pm 5\%$ ) Power Supply pins Require 0.1- $\mu$ F or 0.01- $\mu$ F capacitors to GND at each VDD pin. Additional 1- $\mu$ F and 10- $\mu$ F decoupling is recommended for the pin group.
VDD11_P1	50	P	
VDD11_DSI	64	P	
VDD11_A	12	P	
VDD11_HS0	28	P	
VDD11_HS1	21	P	1.1-V ( $\pm 5\%$ ) Power Supply pins Require 0.1- $\mu$ F or 0.01- $\mu$ F capacitors to GND at each VDD pin. Additional 1- $\mu$ F and 10- $\mu$ F decoupling is recommended for the pin group.
VDD11_S	25	P	
VDD11_L	9 42	P	1.1-V ( $\pm 5\%$ ) Power Supply pins Require 0.1- $\mu$ F or 0.01- $\mu$ F capacitors to GND at each VDD pin. Additional 1- $\mu$ F and 10- $\mu$ F decoupling is recommended for the pin group.
VDDIO	16, 33	P	1.8-V ( $\pm 5\%$ ) OR 3.3-V ( $\pm 10\%$ ) LVCMOS I/O Power Supply pins Require 0.1- $\mu$ F or 0.01- $\mu$ F capacitors to GND at each VDD pin. Additional 1- $\mu$ F decoupling is recommended for the pin group. If 1.8-V VDDIO option is selected, the VDDIO and VDD18 need to be supplied from the same power source.
<b>OTHER PINS</b>			
RES0	29	—	Reserved. Tie to GND.
RES1	40	—	Reserved.
RES2	13	—	Reserved. Must be left as No Connect.

The definitions below define the functionality of the I/O cells for each pin.

#### TYPE:

- I = Input
- O = Output
- I/O = Input/Output
- OD = Open Drain
- PD = Internal Pulldown
- P, G = Power supply, Ground
- D = Decoupling pin for internal LDO output
- S = Strap Input

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

		MIN	MAX	UNIT
Supply voltage	VDD11 (VDD11_P0, VDD11_P1, VDD11_DSI, VDD11_A, VDD11_HS0, VDD11_HS1, VDD11_S, VDD11_L)	−0.3	1.32	V
	VDD18	−0.3	2.16	
	VDDIO	−0.3	3.96	
DSI input voltage	DSI0_D0P, DSI0_D0N, DSI0_D1P, DSI0_D1N, DSI0_D2P, DSI0_D2N, DSI0_D3P, DSI0_D3N, DSI0_CLKP, DSI0_CLKN, DSI1_D0P, DSI1_D0N, DSI1_D1P, DSI1_D1N, DSI1_D2P, DSI1_D2N, DSI1_D3P, DSI1_D3N, DSI1_CLKP, DSI1_CLKN	−0.3	2.16	V
LVCMOS IO voltage	PDB, GPIO0, GPIO1, GPIO2, GPIO3, D_GPIO0, D_GPIO1, D_GPIO2, D_GPIO3, GPIO5_REG, GPIO6_REG, GPIO7_REG, GPIO8_REG, MOSI, MISO, SPLK, SS, I2C_WC, I2S_CLK, I2S_DA, I2S_DB, I2S_DC, I2S_DD, REM_INTB, REFCLK0, REFCLK1	−0.3	$V_{(VDDIO)} + 0.3$	V
Configuration input voltage	IDX, MODE_SEL0, MODE_SEL1	−0.3	2.16	V
Open-Drain voltage	I2C_SDA, I2C_SCL, INTB	−0.3	3.96	V
FPD-Link III output voltage	DOUT0+, DOUT0-, DOUT1+, DOUT1-	−0.3	1.7	V
Analog voltage	LFDSI, LFT	−0.3	1.7	V
Junction temperature, $T_J$			150	°C
Storage temperature, $T_{stg}$		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) For soldering specifications, see product folder at [www.ti.com](http://www.ti.com) and *Absolute Maximum Ratings for Soldering* (SNOA549).

### 7.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	(D <sub>OUT0+</sub> , D <sub>OUT0-</sub> , D <sub>OUT1+</sub> , D <sub>OUT1-</sub> )	±8000	V
			Other pins	±4000	
		Charged-device model (CDM), per AEC Q100-011		±1000	
		(IEC 61000-4-2) R <sub>D</sub> = 330 Ω, C <sub>S</sub> = 150 pF	Air Discharge (D <sub>OUT0+</sub> , D <sub>OUT0-</sub> , D <sub>OUT1+</sub> , D <sub>OUT1-</sub> )	±15000	
			Contact Discharge (D <sub>OUT0+</sub> , D <sub>OUT0-</sub> , D <sub>OUT1+</sub> , D <sub>OUT1-</sub> )	±10000	
		(ISO10605) R <sub>D</sub> = 330 Ω, C <sub>S</sub> = 150 pF R <sub>D</sub> = 2 kΩ, C <sub>S</sub> = 150 pF or 330 pF	Air Discharge (D <sub>OUT0+</sub> , D <sub>OUT0-</sub> , D <sub>OUT1+</sub> , D <sub>OUT1-</sub> )	±21000	
			Contact Discharge (D <sub>OUT0+</sub> , D <sub>OUT0-</sub> , D <sub>OUT1+</sub> , D <sub>OUT1-</sub> )	±10000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Supply voltage	$V_{(VDD11)}$	1.045	1.1	1.155	V
	$V_{(VDD18)}$	1.71	1.8	1.89	
LVCMOS I/O supply voltage	$V_{(VDDIO)} = 1.8\ \text{V}$	1.71	1.8	1.89	V
	OR $V_{(VDDIO)} = 3.3\ \text{V}$	3	3.3	3.6	
Open-drain voltage	$\text{INTB} = V_{(\text{INTB})}$ , I2C pins = $V_{(\text{VDDI2C})}$	1.71		3.6	V
Operating Free Air Temperature, $T_A$		−40	25	105	°C
MIPI data rate (per DSI lane)		150		1500	Mbps
MIPI DSI HS clock frequency		75		750	MHz
Local I2C frequency, $f_{I2C}$				1	MHz
Reference clock frequency, $f_{\text{REFCLK}}$		25		210	MHz
Reference clock frequency stability including aging		−100		100	ppm



## Recommended Operating Conditions (continued)

		MIN	NOM	MAX	UNIT
Spread-spectrum reference clock modulation percentage	REFCLK, center spread	-0.25		0.25	%
	REFCLK, up spread	0		0.5	%
	REFCLK, down spread	-0.5		0	%
Supply noise (DC - 50 MHz)	V <sub>(VDD11)</sub>			25	mVp-p
	V <sub>(VDD18)</sub>			50	
	V <sub>(VDDIO)</sub> = 1.8 V			50	
	V <sub>(VDDIO)</sub> = 3.3 V			50	
	V <sub>(VDDI2C)</sub> = 1.8 V			50	
	V <sub>(VDDI2C)</sub> = 3.3 V			100	

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DS90UH941AS-Q1	UNIT
		RTD (VQFN)	
		64 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	24.2	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	11.2	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.5	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	7.9	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.1	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	7.9	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 DC Electrical Characteristics

Over recommended operating supply and temperature ranges (unless otherwise noted)

PARAMETER		TEST CONDITIONS	PIN/FREQ.	MIN	TYP	MAX	UNIT
POWER CONSUMPTION							
P <sub>T</sub>	Total power, normal operation	Single, 4-lane, DSI Input, f <sub>DSI_CLK</sub> = 630 MHz (f <sub>PCLK</sub> = 210 MHz), Dual-link FPD-Link III output, Line rate = 3.675 Gbps, Checkerboard pattern, R <sub>L</sub> = 100 Ω	VDD11, VDD18, VDDIO			800	mW
SUPPLY CURRENT							
I <sub>DD</sub>	Supply current, normal operation	Single, 4-lane, DSI Input, f <sub>DSI_CLK</sub> = 630 MHz (f <sub>PCLK</sub> = 210 MHz), Dual-link FPD-Link III output, Line rate = 3.675 Gbps, Checkerboard pattern, RL = 100 Ω	VDD11		165	500	mA
			VDD18		25	45	mA
			VDDIO		2	10	mA
I <sub>DDZ</sub>	Supply current, power-down mode	PDB = L	VDD11			140	mA
			VDD18			15	mA
			VDDIO			4	mA
1.8 V LVC MOS I/O							
V <sub>IH</sub>	High Level Input Voltage	V <sub>(VDDIO)</sub> = 1.71 V to 1.89 V	PDB, GPIO0, GPIO1, GPIO2, GPIO3, D_GPIO0, D_GPIO1, D_GPIO2, D_GPIO3, GPIO5_REG, GPIO6_REG, GPIO7_REG, GPIO8_REG, MOSI, MISO, SPLK, SS, I2C_WC, I2S_CLK, I2S_DA, I2S_DB, I2S_DC, I2S_DD, REFCLK0, REFCLK1	0.65 × V <sub>(VDDIO)</sub>			V
V <sub>IL</sub>	Low Level Input Voltage	V <sub>(VDDIO)</sub> = 1.71 V to 1.89 V		0		0.35 × V <sub>(VDDIO)</sub>	V
I <sub>IH</sub>	Input High Current	V <sub>IN</sub> = V <sub>(VDDIO)</sub> = 1.71 V to 1.89 V, Internal Pulldown enabled		0		100	μA
		V <sub>IN</sub> = V <sub>(VDDIO)</sub> = 1.71 V to 1.89 V, Internal Pulldown disabled	0		10	μA	

## DC Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges (unless otherwise noted)

PARAMETER		TEST CONDITIONS	PIN/FREQ.	MIN	TYP	MAX	UNIT
$I_{IL}$	Input Low Current	$V_{IN} = 0\text{ V}$	PDB, GPIO0, GPIO1, GPIO2, GPIO3, D_GPIO0, D_GPIO1, D_GPIO2, D_GPIO3, GPIO5_REG, GPIO6_REG, GPIO7_REG, GPIO8_REG, MOSI, MISO, SPLK, SS, I2C_WC, I2S_CLK, I2S_DA, I2S_DB, I2S_DC, I2S_DD, REFCLK0, REFCLK1	-20		20	$\mu\text{A}$
$I_{IN-STRAP}$	Strap Pin Input Current	$V_{IN} = 0\text{ V}$ or $V_{(VDDIO)} = 1.71\text{ V}$ to $1.89\text{ V}$	IDX, MODE_SEL0, MODE_SEL1	-1		1	$\mu\text{A}$

## DC Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges (unless otherwise noted)

PARAMETER		TEST CONDITIONS	PIN/FREQ.	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High level output voltage	I <sub>OH</sub> = −2 mA, V <sub>(VDDIO)</sub> = 1.71 V to 1.89 V	GPIO0, GPIO1, GPIO2, GPIO3, D_GPIO0, D_GPIO1, D_GPIO2, D_GPIO3, GPIO5_REG, GPIO6_REG, GPIO7_REG, GPIO8_REG, MOSI, MISO, SPLK, SS, I2C_WC, I2S_CLK, I2S_DA, I2S_DB, I2S_DC, I2S_DD, REM_INTB	V <sub>(VDDIO)</sub> − 0.45			V
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = 2 mA, V <sub>(VDDIO)</sub> = 1.71 V to 1.89 V		0		0.45	V
I <sub>OS</sub>	Output short-circuit current	V <sub>OUT</sub> = 0 V		−35			mA
I <sub>OZ</sub>	TRI-STATE™ output current	V <sub>OUT</sub> = 0 V or V <sub>DDIO</sub> , PDB = L		−20		20	μA
3.3 V LVC MOS I/O							
V <sub>IH</sub>	High Level Input Voltage	V <sub>(VDDIO)</sub> = 3.0 V to 3.6 V	PDB, GPIO0, GPIO1, GPIO2, GPIO3, D_GPIO0, D_GPIO1, D_GPIO2, D_GPIO3, GPIO5_REG, GPIO6_REG, GPIO7_REG, GPIO8_REG, MOSI, MISO, SPLK, SS, I2C_WC, I2S_CLK, I2S_DA, I2S_DB, I2S_DC, I2S_DD, REFCLK0, REFCLK1	2.0		V <sub>(VDDIO)</sub>	V
V <sub>IL</sub>	Low Level Input Voltage	V <sub>(VDDIO)</sub> = 3.0 V to 3.6 V		0		0.8	V
I <sub>IH</sub>	Input High Current	V <sub>IN</sub> = V <sub>(VDDIO)</sub> = 3.0 V to 3.6 V, Internal Pulldown enabled		0		180	μA
		V <sub>IN</sub> = V <sub>(VDDIO)</sub> = 3.0 V to 3.6 V, Internal Pulldown disabled			25	μA	
I <sub>IL</sub>	Input Low Current	V <sub>IN</sub> = 0 V	PDB, GPIO0, GPIO1, GPIO2, GPIO3, D_GPIO0, D_GPIO1, D_GPIO2, D_GPIO3, GPIO5_REG, GPIO6_REG, GPIO7_REG, GPIO8_REG, MOSI, MISO, SPLK, SS, I2C_WC, I2S_CLK, I2S_DA, I2S_DB, I2S_DC, I2S_DD, REFCLK0, REFCLK1	−20		20	μA

## DC Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges (unless otherwise noted)

PARAMETER		TEST CONDITIONS		PIN/FREQ.	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> = −4 mA, V <sub>(VDDIO)</sub> = 3.0 V to 3.6 V		GPIO0, GPIO1, GPIO2, GPIO3, D_GPIO0, D_GPIO1, D_GPIO2, D_GPIO3, GPIO5_REG, GPIO6_REG, GPIO7_REG, GPIO8_REG, MOSI, MISO, SPLK, SS, I2C_WC, I2S_CLK, I2S_DA, I2S_DB, I2S_DC, I2S_DD, REM_INTB	2.4		V <sub>(VDDIO)</sub>	V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 4 mA, V <sub>(VDDIO)</sub> = 3.0 V to 3.6 V			0		0.4	V
I <sub>OS</sub>	Output Short Circuit Current	V <sub>OUT</sub> = 0 V			−60			mA
I <sub>OZ</sub>	TRI-STATE™ output current	V <sub>OUT</sub> = 0 V or V <sub>(VDDIO)</sub> , PDB = L			−20		20	μA
OPEN DRAIN OUTPUT								
V <sub>OL</sub>	Output Low Level	V <sub>(VDDIO)</sub> = 3.0 V to 3.6 V, I <sub>OL</sub> = 4 mA		INTB	0		0.4	V
		V <sub>(VDDIO)</sub> = 1.71 V to 1.89 V, I <sub>OL</sub> = 2 mA			0		0.45	
I <sub>OH</sub>	Output Leakage Current	V <sub>(VDDIO)</sub>			−20		20	μA
SERIAL CONTROL BUS I/O								
V <sub>IH</sub>	Input High Level			I2C_SCL, I2C_SDA	0.7 x V <sub>(VDDIO)</sub>		V <sub>(VDDIO)</sub>	V
V <sub>IL</sub>	Input Low Level				0		0.3 x V <sub>(VDDIO)</sub>	V
V <sub>HYS</sub>	Input Hysteresis				50			mV
V <sub>OL1</sub>	Output Low Level	V <sub>(VDDIO)</sub> = 3.0 V to 3.6 V, I <sub>OL</sub> = 3 mA	Standard-mode, Fast-mode		0		0.4	V
		V <sub>(VDDIO)</sub> = 3.0 V to 3.6 V, I <sub>OL</sub> = 20 mA	Fast-mode Plus		0		0.4	V
V <sub>OL2</sub>	Output Low Level	V <sub>(VDDIO)</sub> = 1.71 V to 1.89 V, I <sub>OL</sub> = 2 mA	Fast-mode, Fast-mode Plus		0		0.2 x V <sub>(VDDIO)</sub>	V
I <sub>IH</sub>	Input Current High	V <sub>IN</sub> = V <sub>(VDDIO)</sub>			−10		10	μA
I <sub>IL</sub>	Input Current Low	V <sub>IN</sub> = 0 V			−10		10	μA
C <sub>IN</sub>	Input Capacitance				5			pF
FPD-LINK III TRANSCEIVER								
V <sub>ODP-P</sub>	Differential output voltage	R <sub>L</sub> = 100 Ω Back channel disabled		DOUT0+, DOUT0-, DOUT1+, DOUT1-	900		1200	mV <sub>P-P</sub>
V <sub>OUT</sub>	Single-ended output voltage	R <sub>L</sub> = 50 Ω Back channel disabled			450		600	mV
ΔV <sub>OD</sub>	Output voltage unbalance	R <sub>L</sub> = 100 Ω			1		50	mV
V <sub>OS</sub>	Output offset voltage	R <sub>L</sub> = 100 Ω			550			mV
ΔV <sub>OS</sub>	Offset voltage unbalance	R <sub>L</sub> = 100 Ω			1		50	mV
I <sub>OS</sub>	Output short-circuit current	FPD-link III outputs = 0 V			−20			mA
R <sub>T</sub>	Termination resistance	Differential			80	100	120	Ω
		Single-ended			40	50	60	Ω
V <sub>ID-BC</sub>	Differential back channel input amplitude	Back channel data rate = 5, 10, or 20 Mbps			170			mV
V <sub>IN-BC</sub>	Single-ended back channel input amplitude				170			mV

## DC Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges (unless otherwise noted)

PARAMETER		TEST CONDITIONS		PIN/FREQ.	MIN	TYP	MAX	UNIT
DSI HSRX RECEIVER								
V <sub>CMRX(DC)</sub>	Common-mode voltage, HS receive mode	Steady-state	Steady-state	DSI0_D0P, DSI0_D0N, DSI0_D1P, DSI0_D1N, DSI0_D2P, DSI0_D2N, DSI0_D3P, DSI0_D3N, DSI0_CLKP, DS0_CLKN, DSI1_D0P, DSI1_D0N, DSI1_D1P, DSI1_D1N, DSI1_D2P, DSI1_D2N, DSI1_D3P, DSI1_D3N, DSI1_CLKP, DSI1_CLKN	70		330	mV
V <sub>CMRX(DC)</sub>	Common-mode voltage, HS receive mode	Steady-state	Data rates ≤ 1.5 Gbps	DSI0_D0P, DSI0_D0N, DSI0_D1P, DSI0_D1N, DSI0_D2P, DSI0_D2N, DSI0_D3P, DSI0_D3N, DSI0_CLKP, DS0_CLKN, DSI1_D0P, DSI1_D0N, DSI1_D1P, DSI1_D1N, DSI1_D2P, DSI1_D2N, DSI1_D3P, DSI1_D3N, DSI1_CLKP, DSI1_CLKN	70		330	mV
V <sub>IDTH</sub>	Differential input high threshold					70	mV	
V <sub>IDTL</sub>	Differential input low threshold					−70	mV	
V <sub>IH-HS</sub>	Single-ended input high voltage					460	mV	
V <sub>IL-HS</sub>	Single-ended input low voltage					−40	mV	
V <sub>TERM-EN</sub>	Single-ended threshold for HS termination enable					450	mV	
Z <sub>ID</sub>	Differential input impedance				80	100	125	Ω
DSI LPRX RECEIVER								
V <sub>IH-LP</sub>	LP logic 1 input voltage	Applicable when the supported data rate ≤ 1.5 Gbps		DSI0_D0P, DSI0_D0N, DSI0_D1P, DSI0_D1N, DSI0_D2P, DSI0_D2N, DSI0_D3P, DSI0_D3N, DSI0_CLKP, DS0_CLKN, DSI1_D0P, DSI1_D0N, DSI1_D1P, DSI1_D1N, DSI1_D2P, DSI1_D2N, DSI1_D3P, DSI1_D3N, DSI1_CLKP, DSI1_CLKN	880			mV
V <sub>IL-LP</sub>	LP logic 0 input voltage	Not in ULP state				550	mV	
V <sub>HYST</sub>	Input hysteresis				25		mV	

## 7.6 AC Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	PIN/FREQ.	MIN	TYP	MAX	UNIT
GPIO Timing							
f_GPIO_FC	Maximum forward channel GPIO frequency	Single FPD-Link III	GPIO0, GPIO1, GPIO2, GPIO3, D_GPIO0, D_GPIO1, D_GPIO2, D_GPIO3	(1/4) × f_PCLK			MHz
		Dual FPD-Link III		(1/8) × f_PCLK			MHz
t_GPIO_FC_JIT	Forward channel GPIO jitter	Single FPD-Link III		1 / f_PCLK			ns
		Dual FPD-Link III		2 / f_PCLK			ns
f_GPIO_BC	Maximum back channel GPIO frequency	BC rate = 20 Mbps, Normal GPIO Mode (DES), 4 GPIOs		133			kHz
f_GPIO_BC		BC rate = 20 Mbps, Fast GPIO Mode, 4 GPIOs		800			kHz
f_GPIO_BC		BC rate = 20 Mbps, Fast GPIO Mode, 2 GPIOs		1.33			MHz
f_GPIO_BC		BC rate = 20 Mbps, Fast GPIO Mode, 1 GPIO		2			MHz
t_GPIO_BC	Back channel GPIO jitter	BC rate = 20 Mbps, Normal GPIO Mode (DES), 4 GPIOs		1900			ns
t_GPIO_BC		BC rate = 20 Mbps, Fast GPIO Mode, 4 GPIOs		320			ns
t_GPIO_BC		BC rate = 20 Mbps, Fast GPIO Mode, 2 GPIOs		190			ns
t_GPIO_BC		BC rate = 20 Mbps, Fast GPIO Mode, 1 GPIO		130			ns
t_GPO_LHT	GPO low-to-high transition time	C_L = 8 pF (lumped load), Default registers		2			ns
t_GPO_HLT	GPO high-to-low transition time			2			ns
FPD-LINK III TIMING							
t_LHT	Low voltage differential low-to-high transition time		DOUT0+, DOUT0-, DOUT1+, DOUT1–	80	120		ps
t_HLT	Low voltage differential high-to-low transition time			80	120		ps
t_XZD	Output active to OFF delay	PDB H -> L		100	300		ns
t_PLD	Lock time	PDB L -> H, with input clock active		5			ms
t_SD	Delay – latency			145 × T			ns
t_JITR	Output random jitter	0.3 UI Jitter applied, CDR BW = f/15 f_DSI_CLK = 510 MHz (f_PCLK = 170 MHz, Dual-link FPD-Link III, line rate = 2.975 Gbps), R_L = 100 Ω		3			ps(rms)
t_JITD	Output deterministic jitter			43			ps(p-p)
t_JIT	Output total jitter			0.17	0.24		UI_FPD3 <sup>(1)</sup>
E_H	Eye height			660			mVpp
t_JITR	Output random jitter	0.3 UI Jitter applied, CDR BW = f/15 f_DSI_CLK = 630 MHz (f_PCLK = 210 MHz, Dual-link FPD-Link III, line rate = 3.675 Gbps), R_L = 100 Ω		3			ps(rms)
t_JITD	Output deterministic jitter			51			ps(p-p)
t_JIT	Output total jitter			0.22	0.31		UI_FPD3 <sup>(1)</sup>
E_H	Eye height			580			mVpp
λ_STXBW	Jitter transfer function (–3 dB bandwidth)			960			kHz
δ_STX	Jitter transfer function peaking			0.1			dB
V_BCDR	Back channel data rate	Default (Deserializer)			5		Mbps
		HSCC_MODE (Deserializer)			10		
		HSCC_MODE (Deserializer)			20		

(1) UI<sub>FPD3</sub> - FPD-Link III Unit Interval is equivalent to one serialized data bit width. For Single-link mode,  $1 \text{ UI}_{FPD3} = 1/(35 \times f_{PCLK})$ . For Dual-link mode,  $1 \text{ UI}_{FPD3} = 1/(35 \times f_{PCLK}/2)$ . The UI<sub>FPD3</sub> scales with PCLK frequency.

## AC Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	PIN/FREQ.	MIN	TYP	MAX	UNIT
DSI LPRX RECEIVER							
θ <sub>SPIKE</sub>	Input pulse rejection		DSI0_D0P, DSI0_D0N, DSI0_D1P, DSI0_D1N, DSI0_D2P, DSI0_D2N, DSI0_D3P, DSI0_D3N, DSI0_CLKP, DS0_CLKN, DSI1_D0P, DSI1_D0N, DSI1_D1P, DSI1_D1N, DSI1_D2P, DSI1_D2N, DSI1_D3P, DSI1_D3N, DSI1_CLKP, DSI1_CLKN			300	V*s
T <sub>MIN-RX</sub>	Minimum pulse width response			20			ns
V <sub>INT</sub>	Peak interference amplitude					200	mV
f <sub>INT</sub>	Interference frequency			450			MHz
DSI HSRX RECEIVER							
ΔV <sub>CMRX(HF)</sub>	Common-mode Interference HF	Common-level variations above 450 MHz Data rates ≤ 1.5 Gbps	DSI0_D0P, DSI0_D0N, DSI0_D1P, DSI0_D1N, DSI0_D2P, DSI0_D2N, DSI0_D3P, DSI0_D3N, DSI0_CLKP, DS0_CLKN, DSI1_D0P, DSI1_D0N, DSI1_D1P, DSI1_D1N, DSI1_D2P, DSI1_D2N, DSI1_D3P, DSI1_D3N, DSI1_CLKP, DSI1_CLKN			100	mV
ΔV <sub>CMRX(LF)</sub>	Common-mode Interference LF	Common-level variations between 50 to 450 MHz Data rates ≤ 1.5 Gbps		-50		50	mV
C <sub>CM</sub>	Common-mode termination					60	pF
DSI CLOCK TIMING							
U <sub>DSI-INST</sub>	DSI UI instantaneous	150 Mbps to 1.5 Gbps	DSI0_CLKP, DS0_CLKN, DSI1_CLKP, DSI1_CLKN	0.667		66.7	ns
ΔU <sub>DSI</sub>	DSI UI variation	U <sub>DSI</sub> ≥ 1 ns		-0.1		0.1	U <sub>DSI</sub> <sup>(2)</sup>
		0.667 ns < U <sub>DSI</sub> < 1 ns		-0.05		0.05	U <sub>DSI</sub> <sup>(2)</sup>
t <sub>DSI_JIT</sub>	DSI clock jitter	DSI Reference Clock Mode, BRIDGE_CFG2[1:0] = 00b f <sub>PCLK</sub> / 40 < Jitter frequency < f <sub>PCLK</sub> / 20, TJ@BER<1E-10					0.3

 (2)  $U_{\text{DSI}}$  - DSI unit interval is equivalent to one bit period of the DSI input.  $1 U_{\text{DSI}} = 1/(2 * f_{\text{DSI-CLK}})$ .



## AC Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		PIN/FREQ.		MIN	TYP	MAX	UNIT
DSI DATA-CLOCK TIMING									
t <sub>SETUP(RX)</sub>	Data-to-clock setup time	Data rate ≤ 1 Gbps		DSI0_D0P, DSI0_D0N, DSI0_D1P, DSI0_D1N, DSI0_D2P, DSI0_D2N, DSI0_D3P, DSI0_D3N, DSI0_CLKP, DS0_CLKN, DSI1_D0P, DSI1_D0N, DSI1_D1P, DSI1_D1N, DSI1_D2P, DSI1_D2N, DSI1_D3P, DSI1_D3N, DSI1_CLKP, DSI1_CLKN	-0.15		0.15	U <sub>IINST</sub> <sup>(2)</sup>	
		Data rate: 1 Gbps to 1.5 Gbps			-0.2		0.2		
t <sub>HOLD(RX)</sub>	Data-to-clock hold time	Data rate ≤ 1 Gbps		DSI0_D0P, DSI0_D0N, DSI0_D1P, DSI0_D1N, DSI0_D2P, DSI0_D2N, DSI0_D3P, DSI0_D3N, DSI0_CLKP, DS0_CLKN, DSI1_D0P, DSI1_D0N, DSI1_D1P, DSI1_D1N, DSI1_D2P, DSI1_D2N, DSI1_D3P, DSI1_D3N, DSI1_CLKP, DSI1_CLKN	-0.15		0.15	U <sub>IINST</sub> <sup>(2)</sup>	
		Data rate: 1 Gbps to 1.5 Gbps			-0.2		0.2		
DSI RECEIVER RETURN LOSS									
SDD <sub>RX</sub>	RX differential return loss	f <sub>LPMAX</sub>		DSI0_D0P, DSI0_D0N, DSI0_D1P, DSI0_D1N, DSI0_D2P, DSI0_D2N, DSI0_D3P, DSI0_D3N, DSI0_CLKP, DS0_CLKN, DSI1_D0P, DSI1_D0N, DSI1_D1P, DSI1_D1N, DSI1_D2P, DSI1_D2N, DSI1_D3P, DSI1_D3N, DSI1_CLKP, DSI1_CLKN	>-18			dB	
		f <sub>H</sub>			>-9			dB	
		f <sub>MAX</sub>			>-3			dB	
SCC <sub>RX</sub>	RX common-mode return loss	1/4 f <sub>INT, MIN</sub>		DSI0_D0P, DSI0_D0N, DSI0_D1P, DSI0_D1N, DSI0_D2P, DSI0_D2N, DSI0_D3P, DSI0_D3N, DSI0_CLKP, DS0_CLKN, DSI1_D0P, DSI1_D0N, DSI1_D1P, DSI1_D1N, DSI1_D2P, DSI1_D2N, DSI1_D3P, DSI1_D3N, DSI1_CLKP, DSI1_CLKN	>0			dB	
		f <sub>INT, MIN</sub>			>-6			dB	
		f <sub>MAX</sub>			>-2.5			dB	
SDC <sub>RX</sub>	RX mode conversion	>0 to f <sub>MAX</sub>		DSI0_D0P, DSI0_D0N, DSI0_D1P, DSI0_D1N, DSI0_D2P, DSI0_D2N, DSI0_D3P, DSI0_D3N, DSI0_CLKP, DS0_CLKN, DSI1_D0P, DSI1_D0N, DSI1_D1P, DSI1_D1N, DSI1_D2P, DSI1_D2N, DSI1_D3P, DSI1_D3N, DSI1_CLKP, DSI1_CLKN	>-26			dB	

## 7.7 Recommended Timing for External Clock Reference

Over operating free-air temperature range (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\text{REFCLK}}$	Reference clock frequency		25	$f_{\text{PCLK}}$	210	MHz
$f_{\text{REFCLK\_STBL}}$	Reference clock frequency stability	Full temperature range and aging	-100		100	ppm
$t_{\text{REFCLK\_P}}$	Reference clock period	$f_{\text{REFCLK}} = f_{\text{PCLK}} = 25 \text{ MHz} - 210 \text{ MHz}$	4.76	T	40	ns
$t_{\text{REFCLK\_H}}$	Reference clock high time		0.4T	0.5T	0.6T	ns
$t_{\text{REFCLK\_L}}$	Reference clock low time		0.4T	0.5T	0.6T	ns
$t_{\text{REFCLK\_JIT}}$	Reference clock jitter	$f_{\text{PCLK}} / 40 < \text{Jitter frequency} < f_{\text{PCLK}} / 20$ , $T_{\text{J}} @ \text{BER} < 1\text{E-}10$			0.28	$U_{\text{I}}^{(1)}$

- (1)  $U_{\text{IFPD3}}$  - FPD-Link III Unit Interval is equivalent to one serialized data bit width. For Single-link mode,  $1 U_{\text{IFPD3}} = 1/(35 \cdot f_{\text{PCLK}})$ . For Dual-link mode,  $1 U_{\text{IFPD3}} = 1/(35 \cdot f_{\text{PCLK}}/2)$ . The  $U_{\text{IFPD3}}$  scales with PCLK frequency.

## 7.8 Recommended Timing for Serial Control Bus

Over I<sup>2</sup>C supply and temperature ranges unless otherwise specified.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>SCL</sub>	SCL clock frequency	Standard-mode	>0		100	kHz
		Fast-mode	>0		400	kHz
		Fast-mode Plus	>0		1	MHz
t <sub>LOW</sub>	SCL low period	Standard-mode	4.7			μs
		Fast-mode	1.3			μs
		Fast-mode Plus	0.5			μs
t <sub>HIGH</sub>	SCL high period	Standard-mode	4			μs
		Fast-mode	0.6			μs
		Fast-mode Plus	0.26			μs
t <sub>HD;STA</sub>	Hold time for a start or a repeated start condition	Standard-mode	4			μs
		Fast-mode	0.6			μs
		Fast-mode Plus	0.26			μs
t <sub>SU;STA</sub>	Set up time for a start or a repeated start condition	Standard-mode	4.7			μs
		Fast-mode	0.6			μs
		Fast-mode Plus	0.26			μs
t <sub>HD;DAT</sub>	Data hold time	Standard-mode	0			μs
		Fast-mode	0			μs
		Fast-mode Plus	0			μs
t <sub>SU;DAT</sub>	Data set up time	Standard-mode	250			ns
		Fast-mode	100			ns
		Fast-mode Plus	50			ns
t <sub>SU;STO</sub>	Set up time for STOP condition	Standard-mode	4			μs
		Fast-mode	0.6			μs
		Fast-mode Plus	0.26			μs
t <sub>BUF</sub>	Bus free time between STOP and START	Standard-mode	4.7			μs
		Fast-mode	1.3			μs
		Fast-mode Plus	0.5			μs
t <sub>r</sub>	SCL and SDA rise time	Standard-mode			1000	ns
		Fast-mode			300	ns
		Fast-mode Plus			120	ns
t <sub>f</sub>	SCL and SDA fall time	Standard-mode			300	ns
		Fast-mode			300	ns
		Fast-mode Plus			120	ns
C <sub>b</sub>	Capacitive load for each bus line	Standard-mode			400	pF
		Fast-mode			400	pF
		Fast-mode Plus			550	pF
t <sub>SP</sub>	Input filter	Fast-mode			50	ns
		Fast-mode Plus			50	ns

## 7.9 Timing Diagrams




图 1. Serializer Output  $V_{OD}$ ,  $V_{OUT}$




图 2. Output Transition Times




图 3. Serializer Lock Time

## Timing Diagrams (接下页)




图 4. Serializer Output Jitter




图 5. Serial Control Bus Timing Diagram




图 6. I2S Timing Diagram

## 8 Detailed Description


## 8.1 Overview

The DS90UH941AS-Q1 is a Display Serial Interface (DSI) to FPD-Link III Bridge device that, in conjunction with the DS90UH94x deserializers over two low-cost, 50-Ω coaxial or two 100-Ω shielded twisted-pair (STP) cables, transmits high-resolution video, audio, and control information. Each of the dual DSI links has (4 lanes + 1 clock). They support video resolutions up to 2K with 24-bit color depth, and translates into dual-pair high-speed serialized interfaces. The serial bus scheme, FPD-Link III, supports video and audio data transmission and full duplex control including I2C communication over two differential links. Consolidation of video data and control over two differential pairs reduce the interconnect size and weight, while also eliminating skew issues and simplifying system design. EMI is minimized by the use of low voltage differential signaling, data scrambling, and randomization. In backward-compatible mode, the device supports up to WXGA and 720p resolution with 24-bit color transmit over one differential link to the DS90UH92x-Q1 deserializers.

The DS90UH941AS-Q1 implements an HDCP Transmitter. The I2S audio and video data are encrypted prior to sending on the FPD-Link III interface. HDCP keys for encryption are stored securely in on-chip, non-volatile memory.

The DS90UH941AS-Q1 supports up to eight I2S audio channels. Audio data received from the I2S input is encrypted and sent over the FPD-Link III interfaces where it can be regenerated at an up to 8-channel I2S interface with maximum sample rate of 192 kHz.

## 8.2 Functional Block Diagram



### 8.3 Feature Description

The DS90UH941AS-Q1 implements a bridge between a DSI interface and dual FPD-Link III interface. The device integrates a DSI Receiver with the FPD-Link III Transmitters to provide audio and video transmission of HDCP protected content.

### 8.3.1 DSI Receiver

The DS90UH941AS-Q1 features two separate MIPI D-PHY v1.2 / DSI v1.3.1 compliant input ports. Selection of DSI input port is made through the DSI\_PORT\_SEL bit in the BRIDGE\_CTL register. Each port allows 1-, 2-, 3-, or 4-lane operation. The number of lanes for both ports is controlled by the DSI\_LANES field in the BRIDGE\_CTL register, and may be set at power up through a strap option on the MODE\_SEL0 pin. Automatic lane detection is not supported.

The DSI lane ordering can be reversed internally and independently for each of the two DSI ports, using the DSI1\_LANE\_REVERSE or DSI0\_LANE\_REVERSE fields in the DEVICE\_CFG register:

## Feature Description (接下页)

- DEVICE\_CFG:DSI0\_LANE\_REVERSE = 1:
  - DSI0\_D3P/N -> Port 0 Lane 0
  - DSI0\_D2P/N -> Port 0 Lane 1
  - DSI0\_D1P/N -> Port 0 Lane 2
  - DSI0\_D0P/N -> Port 0 Lane 3
- DEVICE\_CFG:DSI1\_LANE\_REVERSE = 1:
  - DSI1\_D3P/N -> Port 1 Lane 0
  - DSI1\_D2P/N -> Port 1 Lane 1
  - DSI1\_D1P/N -> Port 1 Lane 2
  - DSI1\_D0P/N -> Port 1 Lane 3

In addition, the DSI clock and data lane polarity can be inverted internally and independently for each of the two D-PHY ports:

- DEVICE\_CFG:DSI0\_DATA\_PN\_SWAP = 1:
  - DSI0\_D3P/N -> DSI0\_D3N/P
  - DSI0\_D2P/N -> DSI0\_D2N/P
  - DSI0\_D1P/N -> DSI0\_D1N/P
  - DSI0\_D0P/N -> DSI0\_D0N/P
- DEVICE\_CFG:DSI0\_CLK\_PN\_SWAP = 1:
  - DSI0\_CLKP/N -> DSI0\_CLKN/P
- DEVICE\_CFG:DSI1\_DATA\_PN\_SWAP = 1:
  - DSI1\_D3P/N -> DSI1\_D3N/P
  - DSI1\_D2P/N -> DSI1\_D2N/P
  - DSI1\_D1P/N -> DSI1\_D1N/P
  - DSI1\_D0P/N -> DSI1\_D0N/P
- DEVICE\_CFG:DSI1\_CLK\_PN\_SWAP = 1:
  - DSI1\_CLKP/N -> DSI1\_CLKN/P

### 8.3.1.1 DSI Operating Modes

The D-PHY receiver can be in High-Speed (HS) or Escape mode. During normal operation, a Data Lane will be in High-Speed mode. In Escape Mode, the D-PHY will be in a Low-Power (LP) State. In High-Speed mode, the data transmission happens in a burst and may start and end at a Stop state (LP-11), or remain in HS mode with null or blanking packets transmitted. There is a transition state to take the D-PHY from a Normal mode to the Escape mode or Low-Power state.


The sequence to enter High-Speed mode is: LP-11, LP-01, LP-00 at which point the Data Lane remains in High-Speed mode until a Stop state (LP-11) is received.

The sequence to enter Escape mode is: LP-11, LP-10, LP-00, LP-01, LP-00. As soon as the final Bridge state (LP-00) is observed, the Lane enters Escape Mode.

#### 8.3.1.1.1 High-Speed Mode

During high-speed data transmission, the digital D-PHY will enable termination signal to allow proper termination of the HS RX, and the LP RX should stay at LP-00 state. Both DSI data lane and clock lane operate in the same manner. The DS90UH941AS-Q1 supports DSI continuous clock lane mode where the clock LP RX stays at LP-00 state.

## Feature Description (接下页)



**图 7. High-Speed Data Transmission in Bursts**

Low power data transmission and low power escape modes are not supported.

### 8.3.1.1.2 Global Operation Timing Parameters

MIPI D-PHY v1.2 defines global operation timing for both D-PHY TX and RX. The DS90UH941AS-Q1 implements the following RX timing parameters:

- $t_{CLK-MISS}$
- $t_{CLK-SETTLE}$  (programmable)
- $t_{CLK-TERM-EN}$  (programmable)
- $t_{D-TERM-EN}$  (programmable)
- $t_{HS-SETTLE}$  (programmable)
- $t_{HS-SKIP}$  (programmable)
- $t_{INIT}$  slave (programmable)
- $t_{EOT}$  parameter is not supported.

## Feature Description (接下页)

### 8.3.1.2 THS-SKIP Programming

The D-PHY data lanes include the ability to ignore the final data bits during HS data transfer. The number of bits to be ignored can be programmed into the DPHY\_SKIP\_TIMING register on Page1 of the device Indirect Registers.

The TSKIP\_CNT field should be programmed based on the operating DSI clock frequency to meet the D-PHY THS-SKIP timing requirement. The TSKIP\_CNT value (dec) is defined in 公式 1, where  $f_{\text{DSI}}$  is the DSI clock frequency in GHz. 表 1 shows a couple of example TSKIP\_CNT values derived based on the given DSI clock frequency,  $f_{\text{DSI}}$ .

$$\text{TSKIP\_CNT} = \text{Round}(65 \cdot f_{\text{DSI}} - 5)$$

(1)

**表 1. TSKIP\_CNT Settings as a Function of  $f_{\text{DSI}}$  Examples**

$f_{\text{DSI}}$ [GHz]	TSKIP_CNT (dec)	DSI Indirect Register 0x05[6:1] (bin)	DSI Indirect Register 0x05 Setting (hex)
0.225	10	001010	0x14
0.315	15	001111	0x1E

### 8.3.1.3 DSI Errors and Status

#### 8.3.1.3.1 DSI / DPHY Error Detection and Reporting

The DS90UH941AS-Q1 detects and reports DSI errors for each lane via the DPHY\_DLANEx\_ERR registers:

- SoT Error
- SoT Sync Error
- EoT Sync Error
- False Control Error

Escape Entry Command Error and LP Transmission Sync Error conditions are not supported.

#### 8.3.1.3.2 DSI Protocol Error Detection

The DSI protocol logic provides a 3-bit status vector to indicate protocol errors. The three bits are:

- DSI\_RD\_WOUT\_BTA: Read without Bus Turn-Around (BTA)
- DSI\_EOT\_ERR : End of Transmit without EOT packet
- DSI\_CMD\_OVER : Command FIFO Overflow

The DSI Protocol errors are available in the DSI\_STATUS register. The error flags will be cleared on read of the DSI\_STATUS register on Page 1 Indirect Registers.

#### 8.3.1.3.3 DSI Error Reporting

The main register GENERAL\_STS (0x0C) has two status bits related to DSI Errors. Bit 6 is the DSI\_ERROR status bit, which ORs all of the DSI error bits within the indirect registers. If dual DSI is enabled, the DSI0 and DSI1 error bits are OR'd together. However, if only one DSI port is enabled, then the status bit only shows the error bits within that DSI port. This bit does not clear on read. All of the error status bits must be cleared within the DSI indirect registers. Bit 5 is the DPHY\_ERROR status bit, which ORs all of the DPHY error bits within the indirect registers. It works similarly to the DSI\_ERROR bit in that the DPHY\_ERROR bit only shows the errors of the DPHY enabled and cannot be cleared on read.



There are three registers that show all of the errors that could be causing the DSI\_ERROR\_DET bit to be set. This error report comes from the DSI logic and is spread over DSI\_ERR\_RPT\_0, DSI\_ERR\_RPT\_1, and DSI\_ERR\_RPT\_2 registers. The error report registers are cleared when reading the DSI\_STS register. The optimal register read order for checking the DSI errors is to read the GENERAL\_STS bit within the main registers, check the error report registers for an error, then read the DSI\_STS register for other errors and to clear the error report registers.

#### 8.3.1.3.4 DSI Error Counter

The DSI Error Counter increments on errors detected by the DSI Protocol logic. Each type of error can be enabled independently. If an error indication is enabled, the error counter increments if that condition is detected. Error conditions are enabled by setting the controls in the DIS\_ERR\_CFG0 and DSI\_ERR\_CFG1 registers on Page 1 Indirect Registers.

#### 8.3.1.3.5 DSI to FPD-Link III Buffer Error

The DSI to FPD-Link III interface includes a buffer to handle transfer of data from the DSI protocol logic to the FPD-Link III transmit domain. If the interface detects a buffer overflow, the DSI\_FPD3\_ERR will be set in the DSI\_STATUS register on Page 1 Indirect Registers.

### 8.3.1.4 Supported DSI Video Formats

The DS90UH941AS-Q1 supports four DSI RGB video formats:

- RGB888 (Packed Pixel Stream, 24-bit Format, Data Type 0x3E)
- RGB666 (Loosely Packed Pixel Stream, 18-bit format in Three Bytes, Data Type 0x2E)
- RGB666 (Packed Pixel Stream, 18-bit Format, Data Type 0x1E)
- RGB565 (Packed Pixel Stream, 16-bit Format, Data Type 0x0E)

The RGB video formats are automatically converted, if necessary, to 3-byte RGB888 for transmission over FPD-Link III.

The DS90UH941AS-Q1 also supports pass-through of four DSI YCbCr video formats:

- Packed Pixel Stream, 12-bit YCbCr 4:2:0 Format, Data Type 0x3D
- Packed Pixel Stream, 16-bit YCbCr 4:2:2 Format, Data Type 0x2C
- Packed Pixel Stream, 24-bit YCbCr 4:2:2 Format, Data Type 0x1C
- Loosely Packed Pixel Stream, 20-bit YCbCr 4:2:2 Format, Data Type 0x0C

Each of these formats is aligned to the 3-bytes-per-pixel forward channel but is not converted to RGB888.

The DS90UH941AS-Q1 also supports pass-through of Compressed Pixel Stream data, aligned to the 3-bytes-per-pixel for transmission over FPD-Link III. No decompression is done.

#### 注

Normally, RGB pixel data is sent with one full horizontal video line of pixels in a single packet. The case of horizontal video line of active pixels divided into two or more packets is not supported.

### 8.3.2 High-Speed Forward Channel Data Transfer

The High-Speed Forward Channel is composed of 35 bits of data containing RGB data, sync signals, HDCP, I2C, GPIOs, and I2S audio transmitted from serializer to deserializer. 图 8 shows the serial stream per clock cycle. This data payload is optimized for signal transmission over an AC-coupled link. Data is randomized, balanced, and scrambled.



图 8. FPD-Link III Serial Stream

The device supports pixel clocks in the range of 25 MHz to 105 MHz over one lane, or 50 MHz to 210 MHz over two lanes. The FPD-Link III serial stream rate is 3.675 Gbps maximum per lane (875 Mbps minimum).

### 8.3.3 Back Channel Data Transfer

The Backward Channel provides bidirectional communication between the display and host processor. The information is carried from the deserializer to the serializer as serial frames. The back channel control data is transferred over both serial links along with the high-speed forward data, DC balance coding and embedded clock information. This architecture provides a backward path across the serial link together with a high-speed forward channel. The back channel contains the I2C, CRC and 4 bits of standard GPIO information with a 5-Mbps, 10-Mbps, or 20-Mbps line rate (configured by the compatible deserializer).

### 8.3.4 FPD-Link III Port Register Access

The DS90UH941AS-Q1 contains two downstream ports, and some registers need to be duplicated to allow control and monitoring of the two ports. To facilitate this, a TX\_PORT\_SEL register controls access to the two sets of registers. Registers that are shared between ports (not duplicated) will be available independent of the settings in the TX\_PORT\_SEL register.

Setting the TX\_PORT0\_SEL or TX\_PORT1\_SEL bit will allow a read of the register for the selected port. If both bits are set, port1 registers will be returned. Writes to ports will occur on a port where the select bit is set, allowing simultaneous writes to both ports if both select bits are set.

Setting the PORT1\_I2C\_EN bit will enable a second I<sup>2</sup>C slave address, allowing access to the second port registers through the second I<sup>2</sup>C address. If this bit is set, the TX\_PORT0\_SEL and TX\_PORT1\_SEL bits will be ignored.

Note that in Forced Single FPD-Link III mode, access to port 1 registers will be disabled by preventing setting of the TX\_PORT1\_SEL register bit.

Additional port 1 registers are only available in Independent 2:2 and/or Splitter modes. If these modes are not enabled, all accesses to these registers will be to port 0 registers.

### 8.3.5 Video Control Signals

The video control signal bits embedded in the DSI interface are subject to certain limitations relative to the video pixel clock period (PCLK). By default, the DS90UH941AS-Q1 applies a minimum pulse width filter on these signals to help eliminate spurious transitions.

Normal Mode Control Signals (VS, HS, DE) have the following restrictions:

- Horizontal Sync (HS): The video control signal pulse width must be 3 PCLKs or longer when the Control Signal Filter (register bit 0x03[4]) is enabled (default). Disabling the Control Signal Filter removes this restriction (minimum is 1 PCLK). HS can have at most two transitions per 130 PCLKs.
- Vertical Sync (VS): The video control signal pulse is limited to 1 transition per 130 PCLKs. Thus, the minimum pulse width is 130 PCLKs.
- Data Enable Input (DE): The video control signal pulse width must be 3 PCLKs or longer when the Control Signal Filter (register bit 0x03[4]) is enabled (default). Disabling the Control Signal Filter removes this restriction (minimum is 1 PCLK). DE can have at most two transitions per 130 PCLKs.

### 8.3.6 Power Down Pin (PDB)

The Serializer has a PDB input pin to ENABLE or POWER DOWN the device. This pin may be controlled by an external device, or through V<sub>DDIO</sub>. To save power, disable the link when the display is not needed (PDB = LOW). Ensure that this pin is not driven HIGH before all power supplies have reached final levels. When PDB is driven low, ensure that the pin is driven to 0 V for at least 2 ms before releasing it or driving it to high. In the case where PDB is pulled up to V<sub>DDIO</sub> directly, a ≥10-kΩ pullup resistor and a >10-μF capacitor to ground are required (see [Power-Up and Initialization](#)).

Toggleing PDB low will POWER DOWN the device and RESET all control registers to default. During this time, PDB must be held low for a minimum of 2 ms before going high again.

### 8.3.7 Serial Link Fault Detect

The DS90UH941AS-Q1 can detect fault conditions in the FPD-Link III interconnect. If a fault condition occurs, the Link Detect Status is 0 (cable is not detected) on bit 0 of address 0x0C ([Register Maps](#)). The DS90UH941AS-Q1 will detect any of the following conditions:

1. Cable open

2. "+" to "-" short
3. "+" to GND short
4. "-" to GND short
5. "+" to battery short
6. "-" to battery short
7. Cable is linked incorrectly (DOUT+/DOUT- connections reversed)

#### 注

The device will detect any of the above conditions, but does not report specifically which one has occurred.

### 8.3.8 Interrupt Support

The HDCP Transmitter can generate an interrupt signal to the attached controller through the INTB pin. This may be used to indicate need for the controller to process some portion of the authentication flow or to indicate errors in the link status or authentication. The INTB pin is an open-drain, active-low signal that may be shared with other interrupt sources. The HDCP Interrupt Control Register (HDCP\_ICR, address 0xC6) enables the various interrupt conditions, while the HDCP Interrupt Status Register (HDCP\_ISR, address 0xC7) is used to monitor the interrupt conditions. Bit 0 of the HDCP\_ICR is the global interrupt enable that must be set along with at least one of the other interrupt enables to allow the generation of the interrupt on the active-low INTB pin.

When the interrupt is detected, the controller should read the HDCP\_ISR register to determine the interrupt condition. Bit 0 of the HDCP\_ISR indicates an interrupt has occurred, while the individual status bits indicate which conditions have been triggered. The read of the HDCP\_ISR will also clear the interrupt, releasing the INTB pin. If desired, the controller may then read the HDCP\_STS register to determine the current device status. For details on the available interrupt conditions, see the HDCP\_ICR and HDCP\_ISR register definitions.

The Receiver interrupt, bit 5 of HDCP\_ICR and HDCP\_ISR, is a special case. This interrupt is used to propagate an external interrupt from the HDCP Receiver INTB\_IN pin to the HDCP Transmitter interrupt pin (INTB). The interrupt is active low and is handled similar to other interrupt conditions. Upon detection of a falling edge of the interrupt signal, the HDCP Transmitter will latch the interrupt condition, set the IS\_RX\_INT bit in the HDCP\_ISR, and assert the INTB pin low. To clear the interrupt signal, the controller must read the HDCP\_ISR, releasing the INTB pin, and clearing the HDCP\_ISR. It may then check the HDCP\_STS:RX\_INT bit to determine the current status of the HDCP Receiver INTB\_IN pin. The INTB pin will remain deasserted until the next falling edge of the INTB\_IN signal.

#### 8.3.8.1 Interrupt Pin (INTB)

The INTB pin is an active low interrupt output pin that acts as an interrupt for various local and remote interrupt conditions (see registers 0xC6 and 0xC7 in the [Register Maps](#)). For the remote interrupt condition, the INTB pin works in conjunction with the INTB\_IN pin on the deserializer. This interrupt signal, when configured, will propagate from the deserializer to the serializer.

1. On the Serializer, set register 0xC6[5] = 1 and 0xC6[0] = 1
2. Deserializer INTB\_IN pin is set *LOW* by some downstream device.
3. Serializer pulls INTB pin *LOW*. The signal is active *LOW*, so a *LOW* indicates an interrupt condition.
4. External controller detects INTB = *LOW*; to determine interrupt source, read ISR register.
5. A read to ISR will clear the interrupt at the Serializer, releasing INTB.
6. The external controller typically must then access the remote device to determine downstream interrupt source and clear the interrupt driving the Deserializer INTB\_IN. This would be when the downstream device releases the INTB\_IN pin on the Deserializer. The system is now ready to return to step (2) at next falling edge of INTB\_IN.

#### 8.3.8.2 Remote Interrupt Pin (REM\_INTB)

The DS90UH941AS-Q1 includes a dedicated REM\_INTB (remote interrupt) pin. This pin provides a pass-through of the INTB signal from an attached FPD-Link III deserializer like the DS90UH948-Q1. During a valid link condition, the value on the deserializer INTB\_IN pin will be reflected on the DS90UH941AS-Q1 REM\_INTB pin.

In Dual FPD3 mode, the REM\_INTB pin will indicate the INTB\_IN from the attached dual-capable deserializer. In other modes, the REM\_INTB pin will indicate a combined interrupt from the INTB\_IN pins of multiple deserializers, if connected. The combined interrupt will be asserted if either connection reports a remote interrupt.

The REM\_INTB\_CTRL register allows bringing the remote interrupt indication to pins in addition to the REM\_INTB pin. In addition, selection 0001 of the REM\_INTB\_MODE field allows bringing port 0 remote interrupt to REM\_INTB and port 1 remote interrupt to the INTB pin. For the INTB pin, the remote interrupt is combined with the HDCP interrupt register sources. Note that the HDCP interrupts are only active if enabled via the HDCP\_ICR register.

## 8.3.9 GPIO Support

### 8.3.9.1 GPIO[3:0] Configuration

In normal operation, GPIO[3:0] may be used as general-purpose I/Os in either forward channel (outputs) or back channel (inputs) mode. GPIO modes may be configured from the registers. See 表 2 for GPIO enable and configuration.

**表 2. GPIO Enable and Configuration**

DESCRIPTION	DEVICE	FORWARD CHANNEL	BACK CHANNEL
GPIO3	Serializer	0x0F[3:0] = 0x3	0x0F[3:0] = 0x5
	Deserializer	0x1F[3:0] = 0x5	0x1F[3:0] = 0x3
GPIO2	Serializer	0x0E[7:4] = 0x3	0x0E[7:4] = 0x5
	Deserializer	0x1E[7:4] = 0x5	0x1E[7:4] = 0x3
GPIO1	Serializer	0x0E[3:0] = 0x3	0x0E[3:0] = 0x5
	Deserializer	0x1E[3:0] = 0x5	0x1E[3:0] = 0x3
GPIO0	Serializer	0x0D[3:0] = 0x3	0x0D[3:0] = 0x5
	Deserializer	0x1D[3:0] = 0x5	0x1D[3:0] = 0x3

### 8.3.9.2 Back Channel Configuration

The D\_GPIO[3:0] pins can be configured to obtain different sampling rates depending on the mode as well as back channel frequency. These different modes are controlled by a compatible deserializer. Consult the appropriate deserializer datasheet for details on how to configure the back channel frequency. See 表 3 for details about D\_GPIOs in various modes.

**表 3. Back Channel D\_GPIO Effective Frequency**

HSCC_MODE (on DES)	MODE	NUMBER OF D_GPIOs	SAMPLES PER FRAME	D_GPIO Effective Frequency <sup>(1)</sup> (kHz)			D_GPIOs ALLOWED
				5 Mbps BC <sup>(2)</sup>	10 Mbps BC <sup>(3)</sup>	20 Mbps BC <sup>(4)</sup>	
000	Normal	4	1	33	66	133	D_GPIO[3:0]
011	Fast	4	6	200	400	800	D_GPIO[3:0]
010	Fast	2	10	333	666	1333	D_GPIO[1:0]
001	Fast	1	15	500	1000	2000	D_GPIO0

(1) The effective frequency assumes the worst-case back channel frequency (~20%) and a 4X sampling rate.

(2) 5 Mbps corresponds to BC\_FREQ\_SELECT = 0 and BC\_HS\_CTL = 0 on a compatible deserializer.

(3) 10 Mbps corresponds to BC\_FREQ\_SELECT = 1 & BC\_HS\_CTL = 0 on a compatible deserializer.

(4) 20 Mbps corresponds to BC\_FREQ\_SELECT = X & BC\_HS\_CTL = 1 on a compatible deserializer.

### 8.3.9.3 GPIO\_REG[8:5] Configuration

GPIO\_REG[8:5] are register-only GPIOs and may be programmed as outputs or read as inputs through local register bits only. Where applicable, these bits are shared with I<sup>2</sup>S pins and will override I<sup>2</sup>S input if enabled into GPIO\_REG mode. See 表 4 for GPIO enable and configuration.

Note: Local GPIO value may be configured and read either through local register access, or remote register access through the Bidirectional Control Channel. Configuration and state of these pins are not transported from serializer to deserializer as is the case for GPIO[3:0].

**表 4. GPIO\_REG and GPIO Local Enable and Configuration**

DESCRIPTION	REGISTER CONFIGURATION	FUNCTION
GPIO_REG8	0x11[7:4] = 0x01	Output, L
	0x11[7:4] = 0x09	Output, H
	0x11[7:4] = 0x03	Input, Read: 0x1D[0]
GPIO_REG7	0x11[3:0] = 0x1	Output, L
	0x11[3:0] = 0x9	Output, H
	0x11[3:0] = 0x3	Input, Read: 0x1C[7]

**表 4. GPIO\_REG and GPIO Local Enable and Configuration (接下页)**

DESCRIPTION	REGISTER CONFIGURATION	FUNCTION
GPIO_REG6	0x10[7:4] = 0x1	Output, L
	0x10[7:4] = 0x9	Output, H
	0x10[7:4] = 0x3	Input, Read: 0x1C[6]
GPIO_REG5	0x10[3:0] = 0x1	Output, L
	0x10[3:0] = 0x9	Output, H
	0x10[3:0] = 0x3	Input, Read: 0x1C[5]
GPIO3	0x0F[3:0] = 0x1	Output, L
	0x0F[3:0] = 0x9	Output, H
	0x0F[3:0] = 0x3	Input, Read: 0x1C[3]
GPIO2	0x0E[7:4] = 0x1	Output, L
	0x0E[7:4] = 0x9	Output, H
	0x0E[7:4] = 0x3	Input, Read: 0x1C[2]
GPIO1	0x0E[3:0] = 0x1	Output, L
	0x0E[3:0] = 0x9	Output, H
	0x0E[3:0] = 0x3	Input, Read: 0x1C[1]
GPIO0	0x0D[3:0] = 0x1	Output, L
	0x0D[3:0] = 0x9	Output, H
	0x0D[3:0] = 0x3	Input, Read: 0x1C[0]

### 8.3.10 SPI Communication

The SPI Control Channel uses the secondary link in a 2-lane FPD-Link III implementation. Two possible modes are available, Forward Channel and Reverse Channel modes. In Forward Channel mode, the SPI Master is located at the Serializer, such that the direction of sending SPI data is in the same direction as the video data. In Reverse Channel mode, the SPI Master is located at the Deserializer, such that the direction of sending SPI data is in the opposite direction as the video data.

The SPI Control Channel can operate in a high-speed mode when writing data, but must operate at lower frequencies when reading data. During SPI reads, data is clocked from the slave to the master on the SPI clock falling edge. Thus, the SPI read must operate with a clock period that is greater than the round trip data latency. On the other hand, for SPI writes, data can be sent at much higher frequencies where the MISO pin can be ignored by the master.

SPI data rates are not symmetrical for the two modes of operation. Data over the forward channel can be sent much faster than data over the reverse channel.

#### 注

SPI cannot be used to access Serializer / Deserializer registers.


#### 8.3.10.1 SPI Mode Configuration

SPI is configured over I<sup>2</sup>C using the High-Speed Control Channel Configuration (HSCC\_CONTROL) register 0x43 on the compatible deserializer (DS90UH948-Q1 or DS90UH940N-Q1). HSCC\_MODE (0x43[2:0]) must be configured for either High-Speed, Forward Channel SPI mode (110) or High-Speed, Reverse Channel SPI mode (111).


#### 8.3.10.2 Forward Channel SPI Operation

In Forward Channel SPI operation, the SPI master located at the Serializer generates the SPI Clock (SPLK), Master Out / Slave In data (MOSI), and active-low Slave Select (SS). The Serializer over-samples the SPI signals directly using the video pixel clock. The three sampled values for SPLK, MOSI, and SS are each sent on data bits in the forward channel frame. At the Deserializer, the SPI signals are regenerated using the pixel clock. To preserve setup and hold time, the Deserializer will hold MOSI data while the SPLK signal is high. In addition, it delays SPLK by one pixel clock relative to the MOSI data, increasing setup by one pixel clock.

**SERIALIZER**




**DESERIALIZER**




**图 9. Forward Channel SPI Write**

**SERIALIZER**



**DESERIALIZER**




**图 10. Forward Channel SPI Read**

### 8.3.10.3 Reverse Channel SPI Operation

In Reverse Channel SPI operation, the Deserializer samples the Slave Select (SS), SPI clock (SCLK) into the internal oscillator clock domain. In addition, upon detection of the active SPI clock edge, the Deserializer samples the SPI data (MOSI). The SPI data samples are stored in a buffer to be passed to the Serializer over the back channel. The Deserializer sends SPI information in a back channel frame to the Serializer. In each back channel frame, the Deserializer sends an indication of the Slave Select value. The Slave Select should be inactive (high) for at least one back channel frame period to ensure propagation to the Serializer.

Because data is delivered in separate back channel frames and buffered, the data may be regenerated in bursts. [Figure 11](#) shows an example of the SPI data regeneration when the data arrives in three back channel frames. The first frame delivered the SS active indication, the second frame delivered the first three data bits, and the third frame delivers the additional data bits.




**图 11. Reverse Channel SPI Write**

For Reverse Channel SPI reads, the SPI master must wait for a round-trip response before generating the sampling edge of the SPI clock. This is similar to operation in Forward channel mode. Note that at most one data/clock sample will be sent per back channel frame.



#### DESERIALIZER



#### SERIALIZER




图 12. Reverse Channel SPI Read

For both Reverse Channel SPI writes and reads, the SPI\_SS signal should be deasserted for at least one back channel frame period.

表 5. SPI SS Deassertion Requirement

BACK CHANNEL FREQUENCY	DEASSERTION REQUIREMENT
5 Mbps	7.5 $\mu$ s
10 Mbps	3.75 $\mu$ s
20 Mbps	1.875 $\mu$ s

### 8.3.11 Audio Modes

#### 8.3.11.1 I<sup>2</sup>S Audio Interface

The DS90UH941AS-Q1 serializer features six I<sup>2</sup>S input pins that, when paired with a compatible deserializer, supports 7.1 High-Definition (HD) Surround Sound audio applications. The bit clock (I2S\_CLK) supports frequencies between 1 MHz and the lesser of CLK/2 or 13 MHz. Four I<sup>2</sup>S data inputs transport two channels of I<sup>2</sup>S-formatted digital audio each, with each channel delineated by the word select (I2S\_WC) input. Refer to 图 13 and 图 14 for I<sup>2</sup>S connection diagram and timing information.




图 13. I<sup>2</sup>S Connection Diagram



**图 14. I2S Frame Timing Diagram**

表 6 covers several common I<sup>2</sup>S sample rates:

**表 6. Audio Interface Frequencies**

SAMPLE RATE (kHz)	I <sup>2</sup> S DATA WORD SIZE (bits)	I <sup>2</sup> S CLK (MHz)
32	16	1.024
44.1	16	1.411
48	16	1.536
96	16	3.072
192	16	6.144
32	24	1.536
44.1	24	2.117
48	24	2.304
96	24	4.608
192	24	9.216
32	32	2.048
44.1	32	2.822
48	32	3.072
96	32	6.144
192	32	12.288

#### 8.3.11.1.1 I2S Transport Modes

By default, audio is packetized and transmitted during video blanking periods in dedicated Data Island Transport frames. Data Island frames may be disabled from control registers if Forward Channel Frame Transport of I<sup>2</sup>S data is desired. In this mode, only I2S\_DA is transmitted to a DS90UH928-Q1, DS90UH948-Q1, or DS90UH940N-Q1 deserializer. If connected to a DS90UH926-Q1 deserializer, I2S\_DA and I2S\_DB are transmitted. Surround Sound Mode, which transmits all four I<sup>2</sup>S data inputs (I2S\_D[A..D]), may only be operated in Data Island Transport mode. This mode is only available when connected to a DS90UH928-Q1, DS90UH948-Q1, or DS90UH940N-Q1 deserializer.

#### 8.3.11.1.2 I2S Repeater

I<sup>2</sup>S audio may be fanned-out and propagated in the repeater application. By default, data is propagated through the Data Island Transport during the video blanking periods. If frame transport is desired, then the I<sup>2</sup>S pins should be connected from the deserializer to all serializers. Activating surround sound at the top-level deserializer automatically configures downstream serializers and deserializers for surround sound transport using Data Island Transport. If a 4-channel operation using I2S\_DA and I2S\_DB only is desired, this mode must be explicitly set in each serializer and deserializer control register throughout the repeater tree.

#### 8.3.11.1.3 Audio During Splitter and Replicate Modes

During Splitter or Replicate modes, it is possible to send different audio on each downstream link. Operation is controlled by the SPLIT\_AUDIO control in the AUDIO\_CFG register.

If SPLIT\_AUDIO is set to 0, the same audio will be sent on each port. The number of channels sent will depend on the DATAPATH\_CTL register settings. Both ports will be configured the same.

If SPLIT\_AUDIO is set to 1, the upper and lower channels will be swapped for port 1. This is done by swapping the I2S signals for I2S\_A/B with I2S\_C/D. In stereo mode, this will result in the I2S data on channel C being sent on port 1.

The mapping is shown in 表 7.

If the DS90UH941AS-Q1 is strapped into FPD3 Splitter mode at power-up, the AUDIO\_SPLIT control will also be set to a 1. Otherwise, the AUDIO\_SPLIT control will default to 0. The AUDIO\_SPLIT register bit may be controlled by writing to the AUDIO\_CFG register.

表 7. Splitter Audio Channel Mapping

SPLIT_AUDIO		PORT 0	PORT 1
0	A	I2S_DA	I2S_DA
	B	I2S_DB	I2S_DB
	C	I2S_DC	I2S_DC
	D	I2S_DD	I2S_DD
1	A	I2S_DA	I2S_DC
	B	I2S_DB	I2S_DD
	C	I2S_DC	I2S_DA
	D	I2S_DD	I2S_DB

### 8.3.11.2 TDM Audio Interface

In addition to the I<sup>2</sup>S audio interface, the DS90UH941AS-Q1 serializer also supports TDM format. A number of specifications for TDM format are in common use, and the DS90UH941AS-Q1 offers flexible support for word length, bit clock, number of channels that can be multiplexed. For example, assume that word clock signal (I2S\_WC) period = 256 × bit clock (I2S\_CLK) time period. In this case, the DS90UH941AS-Q1 can multiplex 4 channels with maximum word length of 64 bits each, or 8 channels with maximum word length of 32 bits each. 图 15 shows the multiplexing of 8 channels with 24-bit word length, in a format similar to I2S.




图 15. TDM Format

### 8.3.12 HDCP

The HDCP Cipher function is implemented in the serializer per HDCP v1.4 specification. The DS90UH941AS-Q1 provides HDCP encryption of audiovisual content when connected to an HDCP video source. HDCP authentication and shared key generation is performed using the HDCP Control Channel, which is embedded in the forward and backward channels of the serial link. On-chip Non-Volatile Memory (NVM) is used to store the HDCP keys. The confidential HDCP keys are loaded by TI during the manufacturing process and are not accessible external to the device. See HDCP application note HDCP Repeater with FPD-Link III DS90UH94x and External Controller for more information.

### 8.3.12.1 HDCP I<sup>2</sup>S Audio Encryption

Depending on the quality and specifications of the audiovisual source, HDCP encryption of digital audio may be required. When HDCP is active, packetized Data Island Transport audio is also encrypted along with the video data per HDCP v1.4. I<sup>2</sup>S audio transmitted in Forward Channel Frame Transport mode is not encrypted. System designers should consult the specific HDCP specifications to determine if encryption of digital audio is required by the specific application audiovisual source.

### 8.3.13 Built-In Self Test (BIST)

An optional At-Speed Built-In Self Test (BIST) feature supports testing of the high-speed serial link and back channel without external data connections. This is useful in the prototype stage, equipment production, in-system test, and system diagnostics.

In BIST mode, the CRC Status for the back channel is brought out on either the MCLK or REM\_INTB pin. In Splitter mode or Independent 2:2 mode, REM\_INTB is used, otherwise MCLK is used. CRC Status for the second back channel is brought out on the SCLK pin.

In Splitter mode or Independent 2:2 mode, the BIST function is enabled independently for each port.

#### 8.3.13.1 BIST Configuration and Status

The BIST mode is enabled at the deserializer by pin (BISTEN) or BIST configuration register. The test may select either an external Pixel clock or the internal Oscillator clock (OSC) frequency. In the absence of the external pixel clock, the user can select the internal OSC frequency at the deserializer through the BISTC pin or BIST configuration register.

When BIST is activated at the deserializer, a BIST enable signal is sent to the serializer through the Back Channel. The serializer outputs a test pattern and drives the link at speed. The deserializer detects the test pattern and monitors it for errors. The deserializer PASS output pin toggles to flag each frame received containing one or more errors. The serializer also tracks errors indicated by the CRC fields in each back channel frame.

The BIST status can be monitored real time on the deserializer PASS pin, with each detected error resulting in a half pixel clock period toggled LOW. After BIST is deactivated, the result of the last test is held on the PASS output until reset (new BIST test or Power Down). A high on PASS indicates NO ERRORS were detected. A Low on PASS indicates one or more errors were detected. The duration of the test is controlled by the pulse width applied to the deserializer BISTEN pin. LOCK is valid throughout the entire duration of BIST.

See [Figure 16](#) for the BIST mode flow diagram.

**Step 1:** The Serializer is paired with an FPD-Link III Deserializer, BIST Mode is enabled through the BISTEN pin or through register 0x24[0] on the Deserializer or 0x14[0] on the Serializer. Right after BIST is enabled, part of the BIST sequence requires bit 0x04[5] be toggled locally on the Serializer (set 0x04[5]=1, then set 0x04[5]=0). The desired clock source is selected through the deserializer BISTC pin or through the register on the Deserializer.

**Step 2:** An all-zeros pattern is balanced, scrambled, randomized, and sent through the FPD-Link III interface to the deserializer. Once the serializer and the deserializer are in BIST mode and the deserializer acquires Lock, the PASS pin of the deserializer goes high and BIST starts checking the data stream. If an error in the payload (1 to 35) is detected, the PASS pin will switch low for one half of the clock period. During the BIST test, the PASS output can be monitored and counted to determine the payload error rate.

**Step 3:** To Stop the BIST mode, the deserializer BISTEN pin is set Low. The deserializer stops checking the data. The final test result is held on the PASS pin. If the test ran error free, the PASS output will remain HIGH. If there were one or more errors detected, the PASS output will output constant LOW. The PASS output state is held until a new BIST is run, the device is RESET, or the device is powered down. The BIST duration is user-controlled by the duration of the BISTEN signal.

**Step 4:** The link returns to normal operation after the deserializer BISTEN pin is low. [Figure 17](#) shows the waveform diagram of a typical BIST test for two cases. Case 1 is error-free, and Case 2 shows one with multiple errors. In most cases it is difficult to generate errors due to the robustness of the link (differential data transmission, and so forth), thus they may be introduced by greatly extending the cable length or faulting the interconnect medium.




图 16. BIST Mode Flow Diagram

### 8.3.13.2 Forward Channel and Back Channel Error Checking

While in BIST mode, the serializer stops sampling the DSI input pins and switches over to an internal all-zeroes pattern. The internal all-zeroes pattern goes through scrambler, DC-balancing, and so forth, and is transmitted over the serial link to the deserializer. The deserializer, on locking to the serial stream, compares the recovered serial stream with all zeroes and records any errors in status registers. Errors are also dynamically reported on the PASS pin of the deserializer.

The back channel data is checked for CRC errors when the serializer locks onto the back channel serial stream, as indicated by link detect status (register bit 0x0C[0] - [Main Registers](#)). CRC errors are recorded in an 8-bit register in the deserializer. The register is cleared when the serializer enters BIST mode. As soon as the serializer enters BIST mode, the functional mode CRC register starts recording any back channel CRC errors. The BIST mode CRC error register is active in BIST mode only and keeps a record of the last BIST run until cleared or the serializer enters BIST mode again.




图 17. BIST Waveforms in Conjunction With Deserializer Signals

### 8.3.14 Internal Pattern Generation

The DS90UH941AS-Q1 serializer provides an internal pattern generation feature. It allows basic testing and debugging of an integrated panel. The test patterns are simple and repetitive and allow for a quick visual verification of panel operation. As long as the device is not in power-down mode, the test pattern will be displayed even if no input is applied. If no clock is received, the test pattern can be configured to use a programmed oscillator frequency. For detailed information, refer to the [AN-2198 Exploring Int Test Patt Gen Feat of 720p FPD-Link III Devices](#) application note (SNLA132).

In Pattern Generator BIST mode, the CRC Status for the back channel is brought out on either the MCLK or REM\_INTB pin. In Splitter mode or Independent 2:2 mode, REM\_INTB is used, otherwise MCLK is used. CRC Status for the second back channel is brought out on the SCLK pin.

### 8.3.14.1 Pattern Options

The DS90UH941AS-Q1 serializer pattern generator is capable of generating 17 default patterns for use in basic testing and debugging of panels. Each can be inverted using PATGEN\_INV 0x65[1] register bit (see [Main Registers](#)). Patterns are shown below:

1. White/Black (default/inverted)
2. Black/White
3. Red/Cyan
4. Green/Magenta
5. Blue/Yellow
6. Horizontally Scaled Black to White/White to Black
7. Horizontally Scaled Black to Red/Cyan to White
8. Horizontally Scaled Black to Green/Magenta to White
9. Horizontally Scaled Black to Blue/Yellow to White
10. Vertically Scaled Black to White/White to Black
11. Vertically Scaled Black to Red/Cyan to White
12. Vertically Scaled Black to Green/Magenta to White
13. Vertically Scaled Black to Blue/Yellow to White
14. Custom Color (or its inversion) configured in PGRS
15. Black-White/White-Black Checkerboard (or custom checkerboard color, configured in PGCTL)
16. YCBY/RBCY VCOM pattern, orientation is configurable from PGCTL
17. Color Bars (White, Yellow, Cyan, Green, Magenta, Red, Blue, Black) – Note: not included in the auto-scrolling feature

Additionally, the Pattern Generator incorporates one user-configurable, full-screen, 24-bit color controlled by the PGRS, PGGS, and PGBS registers. This is pattern #14. One of the pattern options is statically selected in the PGCTL register when Auto-Scrolling is disabled. The PGTSC and PGTSO1-8 registers control the pattern selection and order when Auto-Scrolling is enabled.

### 8.3.14.2 Color Modes

By default, the Pattern Generator operates in 24-bit color mode, where all bits of the Red, Green, and Blue outputs are enabled. 18-bit color mode can be activated from the configuration registers ([Main Registers](#)). In 18-bit mode, the 6 most significant bits (bits 7-2) of the Red, Green, and Blue outputs are enabled. The 2 least significant bits will be 0.

### 8.3.14.3 Video Timing Modes

The Pattern Generator has two video timing modes – external and internal. In external timing mode, the Pattern Generator detects the video frame timing present on the DE and VS inputs. If Vertical Sync signaling is not present on VS, the Pattern Generator determines Vertical Blank by detecting when the number of inactive pixel clocks (DE = 0) exceeds twice the detected active line length. In internal timing mode, the Pattern Generator uses custom video timing as configured in the control registers. The internal timing generation may also be driven by an external clock. By default, external timing mode is enabled. Internal timing or Internal timing with External Clock are enabled by the control registers ([Main Registers](#)).

### 8.3.14.4 External Timing

In external timing mode, the Pattern Generator passes the incoming DE, HS, and VS signals unmodified to the video control outputs after a two pixel clock delay. It extracts the active frame dimensions from the incoming signals to properly scale the brightness patterns. If the incoming video stream does not use the VS signal, the Pattern Generator determines the Vertical Blank time by detecting a long period of pixel clocks where the DE is not asserted.

### 8.3.14.5 Pattern Inversion

The Pattern Generator also incorporates a global inversion control, located in the PGCFG register, which causes the output pattern to be bitwise-inverted. For example, the full screen Red pattern becomes full-screen cyan, and the Vertically Scaled Black to Green pattern becomes Vertically Scaled White to Magenta.

### 8.3.14.6 Auto-Scrolling

The Pattern Generator supports an Auto-Scrolling mode, in which the output pattern cycles through a list of enabled pattern types. A sequence of up to 16 patterns may be defined in the registers. The patterns may appear in any order in the sequence and may also appear more than once.

### 8.3.14.7 Additional Features

Additional pattern generator features can be accessed through the Pattern Generator Indirect Registers (see [Table 183](#)).

## 8.3.15 EMI Reduction Features

### 8.3.15.1 Input SSC Tolerance

The DS90UH941AS-Q1 serializer is capable of tracking a triangular input spread spectrum clocking (SSC) profile up to  $\pm 0.25\%$  amplitude deviations (center spread) or up to  $0.5\%$  amplitude deviations (up or down spread), up to 33 kHz modulation at 25 MHz - 210 MHz, from a host source.

## 8.4 Device Functional Modes

### 8.4.1 Mode Select Configuration Settings (MODE\_SEL[1:0])

Configuration of the device may be done through the MODE\_SEL[1:0] input pins, or through the configuration register bits. A pullup resistor and a pulldown resistor of suggested values may be used to set the voltage ratio of the MODE\_SEL[1:0] inputs. See and . These values will be latched into register location during power up:

**表 8. MODE\_SEL[1:0] Settings**

MODE	SETTING	FUNCTION
DSI LANES	00	1 Lane
	01	2 Lanes
	10	3 Lanes
	11	4 Lanes
SPLITTER Mode	0	Normal operation.
	1	Split video (odd/even) to each FPD-Link III output port based on DSI virtual channels.
DISABLE DSI	0	DSI inputs enabled.
	1	DSI inputs disabled. This is a recommended strap option as any configuration of DSI inputs needs to be done while the inputs are disabled.
COAX Mode	0	Enable FPD-Link III for twisted pair cabling.
	1	Enable FPD-Link III for coaxial cabling.
CLOCK Mode	0	FPD-Link III is generated from DSI clock. The DSI clock has to be continuous.
	1	FPD-Link III is generated from external oscillator provided to REFCLK pin(s). The DSI clock may be continuous or discontinuous.




图 18. MODE\_SEL[1:0] Connection Diagram

表 9. Strap Configuration MODE\_SEL0

MODE NO.	V <sub>R4</sub> VOLTAGE			V <sub>R4</sub> TARGET VOLTAGE V <sub>(VDD18)</sub> = 1.8 V	SUGGESTED STRAP RESISTORS (1% TOL)		SPLITTER	DSI LANES
	V <sub>MIN</sub>	V <sub>TYP</sub>	V <sub>MAX</sub>		R <sub>3</sub> (kΩ)	R <sub>4</sub> (kΩ)		
0	0	0	0.126 × V <sub>(VDD18)</sub>	0	OPEN	10.0	0	1
1	0.179 × V <sub>(VDD18)</sub>	0.211 × V <sub>(VDD18)</sub>	0.244 × V <sub>(VDD18)</sub>	0.38	73.2	20.0	0	2
2	0.286 × V <sub>(VDD18)</sub>	0.325 × V <sub>(VDD18)</sub>	0.364 × V <sub>(VDD18)</sub>	0.585	60.4	30.1	0	3
3	0.404 × V <sub>(VDD18)</sub>	0.441 × V <sub>(VDD18)</sub>	0.472 × V <sub>(VDD18)</sub>	0.794	51.1	40.2	0	4
4	0.526 × V <sub>(VDD18)</sub>	0.556 × V <sub>(VDD18)</sub>	0.590 × V <sub>(VDD18)</sub>	1.001	40.2	51.1	1	1
5	0.643 × V <sub>(VDD18)</sub>	0.673 × V <sub>(VDD18)</sub>	0.708 × V <sub>(VDD18)</sub>	1.211	30.1	61.9	1	2
6	0.763 × V <sub>(VDD18)</sub>	0.790 × V <sub>(VDD18)</sub>	0.825 × V <sub>(VDD18)</sub>	1.421	18.7	71.5	1	3
7	0.880 × V <sub>(VDD18)</sub>	V <sub>(VDD18)</sub>	V <sub>(VDD18)</sub>	1.8	10.0	OPEN	1	4

表 10. Strap Configuration MODE\_SEL1

MODE NO.	V <sub>R6</sub> VOLTAGE			V <sub>R6</sub> TARGET VOLTAGE V <sub>(VDD18)</sub> = 1.8 V	SUGGESTED STRAP RESISTORS (1% TOL)		CLOCK	COAX	DISABLE DSI
	V <sub>MIN</sub>	V <sub>TYP</sub>	V <sub>MAX</sub>		R <sub>5</sub> (kΩ)	R <sub>6</sub> (kΩ)			
0	0	0	0.126 × V <sub>(VDD18)</sub>	0	OPEN	10.0	0	0	0
1	0.179 × V <sub>(VDD18)</sub>	0.211 × V <sub>(VDD18)</sub>	0.244 × V <sub>(VDD18)</sub>	0.380	73.2	20.0	0	0	1
2	0.286 × V <sub>(VDD18)</sub>	0.325 × V <sub>(VDD18)</sub>	0.364 × V <sub>(VDD18)</sub>	0.585	60.4	30.1	0	1	0
3	0.404 × V <sub>(VDD18)</sub>	0.441 × V <sub>(VDD18)</sub>	0.472 × V <sub>(VDD18)</sub>	0.794	51.1	40.2	0	1	1
4	0.526 × V <sub>(VDD18)</sub>	0.556 × V <sub>(VDD18)</sub>	0.590 × V <sub>(VDD18)</sub>	1.001	40.2	51.1	1	0	0
5	0.643 × V <sub>(VDD18)</sub>	0.673 × V <sub>(VDD18)</sub>	0.708 × V <sub>(VDD18)</sub>	1.211	30.1	61.9	1	0	1
6	0.763 × V <sub>(VDD18)</sub>	0.790 × V <sub>(VDD18)</sub>	0.825 × V <sub>(VDD18)</sub>	1.421	18.7	71.5	1	1	0
7	0.880 × V <sub>(VDD18)</sub>	V <sub>(VDD18)</sub>	V <sub>(VDD18)</sub>	1.8	10.0	OPEN	1	1	1



**表 11. Mode Select [1.0] Registers**

Strapping Value	Reg Name	Bit Field	Description
MODESEL0 - SPLITTER	DUAL_CTL1, AUDIO_CFG	[2:0], [4]	FPD3_TxMode, Split_Audio
MODESEL0 - DSI LANES	BRIDGE_CTL	[3:2]	number DSI lanes per port
MODESEL1 - CLOCK	BRIDGE_CTL, BRIDGE_CFG2	[7], [1:0]	DSI Continuous Clock, Bridge Clock Mode
MODESEL1 - COAX	DUAL_CTL1	[7]	FPD3_Coax or STP mode
MODESEL1 - DISABLE DSI	RESET_CTL	[7]	disable DSI for Mode change update

## 8.4.2 Clock Modes

### 8.4.2.1 DSI Clock Modes

The DS90UH941AS-Q1 supports both continuous and discontinuous clocking on the DSI interface. It may be set by selecting appropriate resistor on the MODE\_SEL1 pin or configured in the BRIDGE\_CTL register bit 7. Note: Clock selection for DSI clock, external clock for FPD3 are in I2C register writes for each Tx FPD3 port.

- 0: DISCONTINUOUS DSI CLOCK MODE: For operation with discontinuous DSI clock, set the MODEL\_SEL1 pin to MODE 4, 5, 6, or 7 per or configure BRIDGE\_CTL[7]=0.
- 1: CONTINUOUS DSI CLOCK MODE: For operation with continuous DSI clock, set the MODEL\_SEL1 pin to MODE 0, 1, 2, or 3 per or configure BRIDGE\_CTL[7]=1.

### 8.4.2.2 Pixel Clock Modes

The DS90UH941AS-Q1 supports four Pixel Clock modes. These modes determine the reference clock for the FPD-Link III interface. It may be configured in the BRIDGE\_CFG2[1:0] register bits.

- 00: DSI Reference Clock Mode
- 01: External Reference Clock Mode
- 10: Internal Reference Clock Mode
- 11: External Reference Clock for Independent 2:2 Mode

#### 8.4.2.2.1 DSI Reference Clock Mode

In this mode, the DSI clock is the reference clock for the FPD-Link III interface. The DSI clock must be continuous and BRIDGE\_CTL[7] register bit set. The DSI clock needs to meet necessary jitter requirements. In this mode, FPD-Link III transmitter is synchronous to DSI clock. The pixel clock frequency is related to the DSI clock frequency as given in [公式 2](#).

$$f_{PCLK} = \frac{f_{DSI} \cdot N_{DSI\_Lanes}}{12} \quad (2)$$

**Sync Pulses:** In typical DSI Reference Clock mode operation, the Vertical Sync (VS) and Horizontal Sync (HS) signals are regenerated on FPD-Link III using their original timing on the DSI interface. The following DSI packets are used with Sync Pulses:

- 0x01: VSYNC\_START (VSS); also implies HSS
- 0x11: VSYNC\_END (VSE); also implies HSS
- 0x21: HSYNC\_START (HSS)
- 0x31: HSYNC\_END (HSE)

The VS pulse width (in lines) on FPD-Link III equals the total number of lines (that is, the total number of HSS packets including the VSS packet) between the VSS and VSE packet. When exact video timing is in the process of reconstruction, the VS pulse width must be an integer number of pixel clocks.

The HS pulse width (in pixel clocks) on FPD-Link III equals the number of pixel clocks between the end of the HSS packet and the end of the HSE packet. When exact video timing is in the process of reconstruction, the HS pulse width must be an integer number of pixel clocks.

**Sync Events:** If the DSI source is configured to only send Sync Events, the DS90UH941AS-Q1 generates VS and HS pulses on FPD-Link III as configured in registers. The following DSI packets are used with Sync Events:

- 0x01: VSYNC\_START (VSS); also implies HSS
- 0x21: HSYNC\_START (HSS)

**Configuring Sync Events:** Enabling Sync Event support is done in the DSI indirect register DSI\_CONFIG\_0 (0x20). The HS and VS pulse widths are independently configurable in the DSI indirect registers DSI\_HSW\_CFG and DSI\_VSW\_CFG.

#### 8.4.2.2.2 External Reference Clock Mode

In this mode, an external reference clock provided to the REFCLK0 pin is the reference clock for the FPD-Link III interface. The external clock needs to meet necessary jitter requirements. In this mode, the DSI clock may be continuous or discontinuous.

#### 8.4.2.2.3 Internal Reference Clock

In this mode, the reference clock for the FPD-Link III interface is derived from an internal Always-On clock. In this mode, the DSI clock may be continuous or discontinuous. Typically, this mode is used for debugging purposes as the internal reference clock does not meet the necessary jitter requirements.

#### 8.4.2.2.4 External Reference Clock for Independent 2:2 Mode


This mode is used when external reference clocks are need for both channels in Independent 2:2 Mode. In this mode, an external reference clock provided to the REFCLK0 pin is the reference clock for the FPD-Link III Port0 interface while an external reference clock provided to the REFCLK1 pin is the reference clock for the FPD-Link III Port1 interface. Both external clocks need to meet necessary jitter requirements. In this mode, the DSI clock may be continuous or discontinuous.

### 8.4.3 Dual-DSI Input Mode

In Dual-DSI input mode, both DSI input ports are active, delivering a single video stream to the DS90UH941AS-Q1. The DS90UH941AS-Q1 merges the incoming video into a single image. This operation supports two basic types of video on the input:


- Single image, alternating pixels. First pixel is on DSI Port 0, second pixel is on DSI Port 1.
- Dual image (for example, 3D image) where Left image is on DSI Port 0 and Right image is on DSI Port 1

Processing for both of these conditions is the same. The input is merged into a single video image in an alternating pixel format, with a pixel clock period that is twice the frequency of the single-port DSI pixel clock frequency as shown in [Figure 19](#).



**图 19. Aggregation of Dual-DSI Input into an Alternating Pixel Format**

The third option merges a dual image into a Left/Right format rather than an alternating pixel format as shown in [Figure 20](#). This option results in an image that cannot easily be split by FPD-Link III devices. It can be used for forwarding the combined image to a downstream panel or processor that requires this format.



**图 20. Aggregation of Dual-DSI Input into a Left/Right Format**

#### **8.4.3.1 Dual DSI Operation Requirements**

The Dual-DSI input mode has the following requirements for proper operation:

- The DSI inputs must send identical framed video
- Skew between DSI ports must be less than two pixel clock periods (single DSI pixel clock frequency)
- The FPD-Link III Transmitter has to operate in Dual FPD-Link III mode
- DSI inputs must operate in Continuous DSI Clock mode

#### **8.4.3.2 Enabling Dual-DSI Operation**

Dual-DSI mode is enabled by setting the DUAL\_DSI\_EN bit in the BRIDGE\_CTL register to 1. Enable this mode before enabling the DSI receiver.

The Left/Right merge option is enabled by setting the DUAL\_DSI\_LR\_EN bit in the BRIDGE\_CFG2 register. In addition, for Left/Right merge, line length and delay parameters must be set in the IMG\_LINE\_SIZE and IMG\_DELAY registers. The IMG\_LINE\_SIZE is set to the 2D image line length. The IMG\_DELAY value is typically set to the default setting of 12 pixels.

For Dual-DSI modes, the DSI\_PORT\_SEL bit in the BRIDGE\_CTL register should be set to 0.

#### **8.4.3.3 Dual-DSI Control and Status**

The DUAL\_DSI\_CTL\_STS register includes status for the skew between DSI input ports. If the skew is 3 pixels or less, it will be reported in this register. Status in this register is current status only, so it may not always report transient conditions if skew is varying from one video line to the next.

The DUAL\_DSI\_CTL\_STS register also provides skew control for input paths. Each input port may be delayed by up to 3 pixels. This allows diagnostics checking of skew tolerance and skew detection. In addition, if the input streams have known skew, the skew control can be used to compensate for up to 3 pixels skew between the channels.

#### **8.4.4 3D Format Support (Single-DSI Input)**

The DS90UH941AS-Q1 supports three 3D format options for receiving video from a single DSI input.

- Left/Right 3D format
- Alternate Line 3D format
- Alternate Pixel 3D format

For the first two options, the DS90UH941AS-Q1 reorganizes the image into an alternating pixel format for easy splitting at the DS90UH941AS-Q1 output or at a downstream DS90UH948-Q1. For the Alternate Pixel option, the image is already in the proper format for splitting.

For proper transition between operating modes, enabling 3D modes should be done when the DSI input is disabled.

If Independent 2:2 Mode is enabled, Left/Right or Alternate Line processing is only available on the primary DSI to FPD-Link III path.

##### **8.4.4.1 Left/Right 3D Format Support**

The DS90UH941AS-Q1 supports reception of a dual-image video input where the dual-image is delivered as a side-by-side (left/right) image, consistent with the side-by-side 3D format specified in the HDMI 1.4b specification. The DS90UH941AS-Q1 can be programmed to merge the left/right formatted video into a single image with alternating pixels. The resultant image has same number of lines of same size, but pixels are reordered. This image can be split by the DS90UH941AS-Q1 and sent to two independent deserializers (using Splitter Mode), or may be sent to a downstream DS90UH948-Q1 for splitting into two images at the deserializer.

The following are requirements for proper operation:

- Images must have identical video format (lines, pixels, blanking intervals)
- Pixel clock used must be twice the frequency as needed for sending a single image
- Horizontal blanking components (front porch, sync period, back porch) must be twice the number of pixels as required for a single image
- Vertical blanking periods should be the same number as required for a single image

- Maximum line size of 8192 pixels (24-bit) for the combined image

Left/Right input mode is enabled by setting the LEFT\_RIGHT\_3D register bit in the BRIDGE\_CFG2 register (register 0x56[7]). Software must also set the 2D image line size, IMG\_LINE\_SIZE (registers 0x32 and 0x33), as well as the IMG\_DELAY control (registers 0x34 and 0x35). The IMG\_DELAY is used to properly delay image regeneration and should typically be set to a small value (i.e. 12 clocks). The default settings of IMG\_LINE\_SIZE is based on default 720p60 timing (1280 x 720 at 60 fps), with line size of 1280. Note, if Splitter Mode is enabled, the IMG\_DELAY may be set separately for each port.

Left/Right video processing status can be monitored in the VIDEO\_3D\_STS register (register 0x58).

The image may be split at the DS90UH941AS-Q1 or at a downstream Deserializer (i.e. DS90UH948-Q1). Examples of splitting are shown in 图 21 and 图 22.




图 21. Splitting at Serializer Option




图 22. Splitting at Deserializer Option

#### 8.4.4.2 Alternate Line 3D Format Support

The DS90UH941AS-Q1 supports reception of a dual-image video input where the dual-image is delivered as alternating lines of video data, consistent with the Line Alternate 3D format specified in the HDMI 1.4b specification. The DS90UH941AS-Q1 can be programmed to merge the alternate line formatted video into a single image with alternating pixels. The resultant image has  $\frac{1}{2}$  the number of video lines that are twice the length. This image can be split by the DS90UH941AS-Q1 at the FPD-Link III output and sent to two independent deserializers (using Splitter Mode), or may be sent to a downstream DS90UH948-Q1 for splitting into two images at the deserializer.

The following are requirements for proper operation:

- Images must have identical video format (lines, pixels, blanking intervals)
- Pixel clock used must be twice the frequency as needed for sending a single image
- Vertical blanking components (front porch, sync period, back porch) must be twice the number of video line periods as required for a single image
- Horizontal blanking periods should be the same number of pixels as required for a single image. Note, there are twice as many blanking periods for the dual image as there are for a single image.
- Maximum line size of 4095 pixels (24-bit)

Alternate Line mode is enabled by setting the ALT\_LINES\_3D register bit in the BRIDGE\_CTL register (register 0x4F[4]).

Alternate Line video processing status can be monitored in the ALT\_LINE\_STS register (register 0x58).

#### **8.4.4.3 Alternate Pixel 3D Format Support**

The DS90UH941AS-Q1 supports reception of a dual-image video input where the dual-image is delivered as alternating pixels. The DS90UH941AS-Q1 does not need to do any special processing on this image format. This image can be split by the DS90UH941AS-Q1 and sent to two independent deserializers (using Splitter Mode), or may be sent to a downstream DS90UH948-Q1 for splitting into two images at the deserializer.

The following are requirements for proper operation:

- Images must have identical video format (lines, pixels, blanking intervals)
- Pixel clock used must be twice the frequency as needed for sending a single image
- Horizontal blanking components (front porch, sync period, back porch) must be twice the number of pixels as required for a single image
- Vertical blanking periods should be the same number as required for a single image
- Maximum line size of 4095 pixels (24-bit)


Alternate Pixel mode is the default mode of operation for the DS90UH941AS-Q1.

If Splitter Mode is enabled, to properly regenerate Horizontal Sync timing, there are two options. The preferred option is to use the default setting for the IMG\_DELAY and enable register override of the Horizontal Sync and Horizontal Back porch periods for each port, using the IMG\_HSYNC\_CTLx registers. The second option is to allow automatic generation of the Horizontal Sync timing and set the IMG\_DELAY value to greater than the Horizontal Sync period plus the Horizontal Back Porch period for the 3D image in pixels.

#### **8.4.5 Independent 2:2 Mode**


In Independent 2:2 mode, DS90UH941AS-Q1 DSI receiver accepts two independent DSI inputs (two streams) and outputs to two independent deserializers links. One video stream is input on DSI0 and output via a single link on DOUT0. Another video stream is input on DSI1 and output via a single link on DOUT1. In this mode, DSI0 and DSI1 can each have a different number of DSI data lanes enabled, different DSI clock frequency and the video format for each DSI can be different.

The DSI inputs may be swapped to map DSI0 to DOUT1, and DSI1 to DOUT0 by setting the DSI\_PORT\_SEL bit in the BRIDGE\_CTL register.



**图 23. Independent 2:2 Mode With DSI Reference Clock**

When in Continuous DSI Reference Clock mode (图 23), each DSI clock is used to determine the clock rate for each FPD-Link III lane. When in External Reference Clock mode, each external clock is used to determine the clock rate for each FPD-Link III lane. In this mode, Port0 clock is on the REFCLK0 pin, while Port1 clock is on the REFCLK1 pin as shown in 图 24.



**图 24. Independent 2:2 Mode With External Reference Clocks**

In addition, when operating in the Independent 2:2 Mode, the device may use an internal reference clocks derived from the internal Always-On clock. Each port can operate with an independent timing based on an M/N clock divider from the 800 MHz internal reference.

#### 8.4.5.1 Configuration of Independent 2:2 Mode

Independent 2:2 mode should be enabled while the DSI inputs are disabled. This ensures proper startup of the device. The device should initially be strapped in the DSI Disabled state, configured to Independent 2:2 mode by setting the FPD3\_TX\_MODE[2:0] bits in register DUAL\_CTL1 (0x5B) to 101, and then DSI enabled by setting the DISABLE\_DSI bit in the RESET\_CTL register to 0. The device will not allow writing to Port1 registers unless the device is configured for Independent 2:2 mode. Thus, Independent 2:2 mode should be enabled prior to configuring port 1 registers.

The following options may be configured for each port:

- DSI\_CONTINUOUS\_CLK – register 0x4F[7]
- DSI\_LANES – register 0x4F[3:2]

- DSI\_BYTES\_PER\_PIXEL – register 0x54[5:4]
- BRIDGE\_CLK\_MODE – register 0x56[1:0]
- FREQ\_STBL\_THR – register 0x5C[4:3]
- FREQ\_HYST – register 0x5C[2:0]
- PatternGen direct and indirect registers – 0x64-0x69
- DPHY and DSI configurations via DSI indirect register page

The following Status is available for each port:

- FPD3\_LINK\_RDY – register 0x5A[7]
- FPD3\_TX\_STS – register 0x5A[6]
- DSI\_CLK\_DET – register 0x5A[3]
- NO\_DSI\_CLK – register 0x5A[1]
- FREQ\_STABLE – register 0x5A[0]
- DPHY and DSI status via DSI indirect register page

#### 8.4.5.2 Example Code for Configuring Independent 2:2 Mode

The example code configures the devices for transmitting 1080p video data from a 4-Lane DSI source to a remote display connected to FPD-Link Port 0 and 720p video data from another 4-Lane DSI source to another remote display connected to FPD-Link Port 1.

```
WriteI2C (0x01,0x08)    //Disable DSI
WriteI2C (0x1E,0x01)    //Select FPD-Link III Port 0
WriteI2C (0x1E,0x04)    //Use I2D ID+1 for FPD-Link III Port 1 register access
WriteI2C (0x1E,0x01)    //Select FPD-Link III Port 0
WriteI2C (0x03,0x9A)    //Enable I2C_PASSTHROUGH, FPD-Link III Port 0
WriteI2C (0x1E,0x02)    //Select FPD-Link III Port 1
WriteI2C (0x03,0x9A)    //Enable I2C_PASSTHROUGH, FPD-Link III Port 1
WriteI2C (0x1E,0x01)    //Select FPD-Link III Port 0
WriteI2C (0x40,0x05)    //Select DSI Port 0 digital registers
WriteI2C (0x41,0x21)    //Select DSI_CONFIG_1 register
WriteI2C (0x42,0x60)    //Set DSI_VS_POLARITY=DSI_HS_POLARITY=1
WriteI2C (0x1E,0x02)    //Select FPD-Link III Port 1
WriteI2C (0x40,0x09)    //Select DSI Port 1 digital registers
WriteI2C (0x41,0x21)    //Select DSI_CONFIG_1 register
WriteI2C (0x42,0x60)    //Set DSI_VS_POLARITY=DSI_HS_POLARITY=1
WriteI2C (0x1E,0x01)    //Select FPD-Link III Port 0
WriteI2C (0x5B,0x05)    //Force Independent 2:2 mode
WriteI2C (0x4F,0x8C)    //Set DSI_CONTINUOUS_CLOCK, 4 lanes, DSI Port 0
WriteI2C (0x1E,0x01)    //Select FPD-Link III Port 0
WriteI2C (0x40,0x04)    //Select DSI Port 0 digital registers
WriteI2C (0x41,0x05)    //Select DPHY_SKIP_TIMING register
WriteI2C (0x42,0x16)    //Write TSKIP_CNT value for 315 MHz DSI clock frequency (1080p, PCLK = 105 MHz)
WriteI2C (0x1E,0x02)    //Select FPD-Link III Port 1
WriteI2C (0x4F,0x8C)    //Set DSI_CONTINUOUS_CLOCK, 4 lanes, DSI Port 1
WriteI2C (0x1E,0x01)    //Select FPD-Link III Port 0
WriteI2C (0x40,0x08)    //Select DSI Port 1 digital registers
WriteI2C (0x41,0x05)    //Select DPHY_SKIP_TIMING register
WriteI2C (0x42,0x0C)    //Write TSKIP_CNT value for 225 MHz DSI clock frequency (720p, PCLK = 75 MHz)
WriteI2C (0x01,0x00)    //Enable DSI
```

#### 8.4.6 FPD-Link III Modes of Operation

The FPD-Link III transmit logic supports several modes of operation, dependent on the downstream receiver as well as the video being delivered. The following modes are supported:


##### 8.4.6.1 Single-Link Mode

Single-Link mode transmits the video over a single FPD-Link III to a single receiver. Single-link mode supports frequencies up to 105 MHz for 24-bit video. This mode is compatible with the DS90UH926, DS90UH928 when operating at or below 85MHz. This mode is compatible with the DS90UH948 when operating at or below 96 MHz.

If the downstream device is capable, the secondary FPD-Link III can be used for high-speed control.

In Forced Single-Link mode (set through the DUAL\_CTL1 register), the secondary TX PHY and back channel are disabled. In addition, access to port 1 registers is prevented.





**图 25. Single-Link, 1:1 Mode**

#### 8.4.6.2 Dual-Link Mode

In Dual-link mode, the FPD-Link III TX splits a single video stream and sends alternating pixels on two downstream links. If HDCP is enabled, a single HDCP connection is created for the video that is sent on the two links. The receiver must be a DS90UH948-Q1 or DS90UH940-Q1 or DS90UH940N-Q1 (up to 170-MHz pixel clock) capable of receiving the dual-stream video. Dual-link mode is capable of supporting a pixel clock frequency of up to 210 MHz, with each FPD-Link III TX port running at one-half the frequency. The secondary FPD-Link III may be used for high-speed control.

Dual-link mode may be automatically configured when connected to a DS90UH948-Q1 or DS90UH940-Q1 or DS90UH940N-Q1, if the video meets the minimum frequency requirements. Dual Link mode may also be forced using the DUAL\_CTL1 register.

In Dual-link mode, Bidirectional Control Channel operation is available only on the primary link.


**图 26. Dual-Link, 1:2 Mode**

#### 8.4.6.3 Replicate Mode

In this mode, the same video is delivered to each receiver. The FPD-Link III TX operates as a 1:2 HDCP Repeater. A second HDCP core is implemented to support HDCP authentication and encryption to independent HDCP capable receivers. The same video (up to 105 MHz, 24-bit color) is delivered to each receiver.

Replication mode may be automatically configured when connected to two independent Deserializers.



During Replication mode, Bidirectional Control Channel operation is available on both links independently.




图 27. Replicate Mode

#### 8.4.6.4 Splitter Mode

In Splitter Mode, the FPD-Link III TX splits a single video stream and sends alternating pixels on two downstream links to two independent Deserializers. If HDCP is enabled, separate HDCP connections are required for the connections to the two Deserializers. Each path has a Pattern Generator to generate the video stream for that FPD-Link III output. Splitter Mode cannot be used with the auto-detect feature. Instead, the device needs to be programmed into Splitter mode through either the registers or strap options at power up. Note: the DS90Ux941AS-Q1 Cropping Calculator, on the TI website, can be used to help setup the splitter and cropping register programming.




图 28. Splitter Mode

Splitter mode does not operate with Dual-DSI inputs. For sending multiple video frames, the source should use Independent 2:2 mode instead.

In Splitter mode, Bidirectional Control Channel operation is available on both links independently.

##### 8.4.6.4.1 DSI Symmetric Splitting

The DS90UH941AS-Q1 DSI receiver supports asymmetric video frame and splits the content into separate video streams. In this mode, stream A outputs on DOUT0 and stream B outputs on DOUT1. The following subsections describe possible implementations.

#### 8.4.6.4.1.1 Symmetric Splitting – Left/Right

Single Input on DSI0 or DSI1 (side by side) with Left pixels received on DOUT0 and Right pixels received on DOUT1. The following are the requirements:

- DSI input horizontal total pixel is twice the number of Left or Right pixel.
- The split of Left and Right video must contain identical video formats and parameters.
- Hactive(A) = Hactive(B); Vactive(A) = Vactive(B)

The dual-image video input is arranged as a side-by-side (left/right) image packed based on side-by-side 3D format specified in the HDMI 1.4b specification.




图 29. Single DSI Input to Left/Right (Side by Side) Splitting

#### 8.4.6.4.1.2 Symmetric Splitting – Alternate Pixel Splitting

Single Input on DSI0 or DSI1 with alternating pixels carrying A+B video stream. A pixels output on DOUT0 and B pixels output on DOUT1. DSI0 or DSI1 must have same number of data lanes and video formats. The following are the requirements:

- DSI input horizontal total pixel is twice the number of Left or Right pixel.
- The split of A and B video must contain identical video formats and parameters.
- Hactive(A) = Hactive(B); Vactive(A) = Vactive(B)




图 30. Alternate Pixel Splitting

#### 8.4.6.4.1.3 Symmetric Splitting – Alternate Line Splitting

Single Input on DSI0 or DSI1 with alternating lines carrying A+B video stream. A lines output on DOUT0 and B lines output on DOUT1. DSI0 or DSI1 must have same number of data lanes and video formats. The following are the requirements:

- DSI input vertical total is twice the number of A or B vertical lines.
- The split of A and B video must contain identical video formats and parameters.
- $H_{active}(A) = H_{active}(B)$ ;  $V_{active}(A) = V_{active}(B)$




图 31. Alternate Line Splitting

#### 8.4.6.4.2 DSI Asymmetric Splitting

The DS90UH941AS-Q1 DSI receiver supports asymmetric video frame and splits the content into separate video streams. In this mode, stream A outputs on DOUT0 and stream B outputs on DOUT1. The following subsections describe possible implementations.

##### 8.4.6.4.2.1 Asymmetric Splitting With Cropping

图 32 shows one DSI asymmetric video stream input on DSI0 (DSI1 also possible) and split into 2 different video resolutions.

In this mode, a single DSI video input may contain two sets of video data with different formats and parameters. The cropped image at the output has a reduced size, but keeps line timing, resulting in a larger vertical blanking.





图 32. Asymmetric Splitting With Cropping

Asymmetric splitting of frames can be accomplished by cropping the resultant output images. The input video requirements are the same for the symmetric splitting. The superframe must include two identical size images. Those images will be cropped in both the horizontal and vertical dimensions to produce reduced size images. Note, the clock frequency remains  $\frac{1}{2}$  the frequency of the superframe. In addition, the horizontal and vertical blanking intervals are increased by the magnitude of the cropping.

Configuration of asymmetric splitting is handled by enabling image cropping for each of the images. For each image to be cropped, the horizontal and vertical dimensions must be programmed.

Cropping is controlled by the CROP\_START\_X/Y and CROP\_STOP\_X/Y registers for each port. For each port, the CROP\_ENABLE is bit 7 of the CROP\_START\_X1 register.



**图 33. Cropping Example**

In addition to cropping options, the Horizontal Sync width and Horizontal Back Porch period may be modified. Typically, these values are automatically generated based on the input video (1/2 of the values in the dual-image), but these can be overridden by setting the IMG\_HSYNC\_CTL registers. The Horizontal Sync period and the Horizontal Back Porch can be individually overridden by setting the HSYNC\_OV\_EN or HBACK\_OV\_EN controls as well as the IMG\_HSYNC and IMG\_HBACK parameters.

By default, asymmetric splitting generates each resultant image at 1/2 frequency of the superframe image. Options exist to use externally supplied reference clocks or 1/N divided versions of the DPHY Lane clock for each resultant image.

#### **8.4.6.4.2.2 Asymmetric Splitting With DSI VC-IDs**

The DS90UH941AS-Q1 can split images based on the DSI Virtual Channel ID. In this mode, the DSI input (single DSI only, not Dual-DSI) can include two images delineated by the Virtual Channel ID. These virtual channel images should each include proper vertical and horizontal sync pulses as well as independent video data. It is recommended that the images have identical line rates so that the merged image can still have accurate timing information. The DS90UH941AS-Q1 will split the two images onto separate FPD-Link III outputs based on the VC-ID.

An option exists to use a shared VSYNC for the two images. The two images should always have independent HSYNC controls.




图 34. Asymmetric Splitting With VC-IDs

VC-ID splitting will reproduce video timing based on the received HSYNC timing on each port. By default, each port will begin forwarding delayed from the rising HSYNC edge. It will regenerate HSYNC width and back porch based on received values. To properly regenerate Horizontal Sync timing, there are two options. The preferred option is to use the default setting for the IMG\_DELAY and enable register override of the Horizontal Sync and Horizontal Back porch periods for each port, using the IMG\_HSYNC\_CTLx registers. The second option is to allow automatic generation of the Horizontal Sync timing and set the IMG\_DELAY value to greater than the Horizontal Sync period plus the Horizontal Back Porch period for the 3D image in pixels.

To maintain proper video timing, it is recommended that two images be sent via DSI in consistent packet order as follows (using Sync Event nomenclature from the DSI specification):

VSS\_VCID0 – vertical sync start

VSS\_VCID1 HSS\_VCID0 – vertical blanking

HSS\_VCID1

HSS\_VCID0

HBP\_VCID0

RGB\_VCID0 -- video line for VCID0

HSS\_VCID1

HBP\_VCID1

RGB\_VCID1 – video line for VCID1

....

In all cases, each video line should be sent as a single packet.

#### 8.4.6.4.3 Configuration of Splitter Operation

Splitter operation should be configured prior to enabling the DSI inputs. This ensures the device enters the appropriate mode prior to forwarding video.

Splitter mode is enabled by selecting the Forced Splitter Mode selection on the FPD3\_TX\_MODE control in the DUAL\_CTL1 register.

As described below, the device should be configured for proper splitter operation, dependent on dual-image process modes. The device will not allow writing to port 1 registers unless the device is configured for Splitter mode. Thus, Splitter mode should be enabled prior to configuring port 1 registers.

For Splitter mode, the IMG\_DELAY value should be programmed to allow proper buffering of video. For Left/Right image processing or Alternate Line image processing, the default setting of 12 pixels is adequate, but cropping of output video may require setting of a larger value to prevent transmission before valid data is available. For Alternate Pixel format or VC-ID based splitting, the IMG\_DELAY field should be programmed to be greater than the sum of the Horizontal Sync period plus the Horizontal Back porch period for the 3D image in pixels. The IMG\_DELAY is programmable for each port.

For Left/Right image processing or Alternate Line image processing, the image processing requirements in the 3D Format section of this document should be followed.

For VC-ID based splitting, set the VCID\_SPLIT\_EN control in the VCID\_SPLIT\_CTL register and also program the VC-ID value for each port using the VCID\_SEL\_P0 and VCID\_SEL\_P1 field. These settings should be done prior to enabling the Forced Splitter Mode in the FPD3\_TX\_MODE control register.

Regeneration of HSYNC active width and back porch width can be overridden by the IMG\_HSYNC\_CTLx registers.

Splitter clock generation is controlled by the SPLIT\_CLK\_CTLx registers.

## 8.5 Programming

### 8.5.1 Serial Control Bus

This serializer may also be configured by the use of a I2C-compatible serial control bus. Multiple devices may share the serial control bus (up to 8 device addresses supported). The device address is set through a resistor divider ( $R_1$  and  $R_2$  — see [图 35](#)) connected to the IDX pin.




图 35. Serial Control Bus Connection


The serial control bus consists of two signals: SCL and SDA. SCL is a Serial Bus Clock Input. SDA is the Serial Bus Data Input / Output signal. Both SCL and SDA signals require an external pullup resistor to  $V_{DD18}$  or  $V_{DD33}$ . For most applications, a 2.2-k $\Omega$  pullup resistor is recommended. However, the pullup resistor value may be adjusted for capacitive loading and data rate requirements. See [I2C Bus Pullup Resistor Calculation](#). The signals are either pulled High or driven Low.

The IDX pin configures the control interface to one of eight possible device addresses. A pullup resistor and a pulldown resistor may be used to set the appropriate voltage on the IDX input pin. See [表 12](#).

表 12. Serial Control Bus Addresses for IDX


NO.	$V_{IDX}$ VOLTAGE RANGE			$V_{IDX}$ TARGET VOLTAGE	SUGGESTED STRAP RESISTORS (1% TOL)		ASSIGNED I2C ADDRESS	
	$V_{MIN}$	$V_{TYP}$	$V_{MAX}$	$V_{(VDD18) = 1.8 V}$	$R_1$ (k $\Omega$ )	$R_2$ (k $\Omega$ )	7-BIT	8-BIT
0	0	0	$0.135 \times V_{(VDD18)}$	0	OPEN	10.0	0x0C	0x18
1	$0.176 \times V_{(VDD18)}$	$0.213 \times V_{(VDD18)}$	$0.247 \times V_{(VDD18)}$	0.384	73.2	20.0	0x0E	0x1C
2	$0.289 \times V_{(VDD18)}$	$0.327 \times V_{(VDD18)}$	$0.363 \times V_{(VDD18)}$	0.589	60.4	30.1	0x10	0x20
3	$0.407 \times V_{(VDD18)}$	$0.441 \times V_{(VDD18)}$	$0.467 \times V_{(VDD18)}$	0.793	51.1	40.2	0x12	0x24
4	$0.526 \times V_{(VDD18)}$	$0.555 \times V_{(VDD18)}$	$0.584 \times V_{(VDD18)}$	0.999	40.2	51.1	0x14	0x28
5	$0.640 \times V_{(VDD18)}$	$0.671 \times V_{(VDD18)}$	$0.701 \times V_{(VDD18)}$	1.208	30.1	61.9	0x16	0x2C
6	$0.757 \times V_{(VDD18)}$	$0.787 \times V_{(VDD18)}$	$0.814 \times V_{(VDD18)}$	1.417	18.7	71.5	0x18	0x30
7	$0.877 \times V_{(VDD18)}$	$V_{(VDD18)}$	$V_{(VDD18)}$	1.8	10	OPEN	0x1A	0x34

The Serial Bus protocol is controlled by START, START-Repeated, and STOP phases. A START occurs when SCL transitions Low while SDA is High. A STOP occurs when SDA transitions High while SCL is also HIGH. See [图 36](#)



**图 36. Start and Stop Conditions**

To communicate with an I<sup>2</sup>C slave, the host controller (master) sends the slave address and listens for a response from the slave. This response is referred to as an acknowledge bit (ACK). If a slave on the bus is addressed correctly, it Acknowledges (ACKs) the master by driving the SDA bus low. If the address does not match any slave address of the device, it Not-acknowledges (NACKs) the master by letting SDA be pulled High. ACKs also occur on the bus when data is being transmitted. When the master is writing data, the slave ACKs after every data byte is successfully received. When the master is reading data, the master ACKs after every data byte is received to let the slave know it wants to receive another data byte. When the master wants to stop reading, it NACKs after the last data byte and creates a stop condition on the bus. All communication on the bus begins with either a Start condition or a Repeated Start condition. All communication on the bus ends with a Stop condition. A READ is shown in [图 37](#) and a WRITE is shown in [图 38](#).



**图 37. Serial Control Bus — Read**



**图 38. Serial Control Bus — Write**

The I<sup>2</sup>C Master located at the serializer must support I<sup>2</sup>C clock stretching. For more information on I<sup>2</sup>C interface requirements and throughput considerations, refer to the [I<sup>2</sup>C Communication Over FPD-Link III With Bidirectional Control Channel](#) application note (SNLA131).

### 8.5.2 Multi-Master Arbitration Support

The Bidirectional Control Channel in the FPD-Link III devices implements I<sup>2</sup>C compatible bus arbitration in the proxy I<sup>2</sup>C master implementation. When sending a data bit, each I<sup>2</sup>C master senses the value on the SDA line. If the master is sending a logic 1 but senses a logic 0, the master has lost arbitration. It will stop driving SDA, retrying the transaction when the bus becomes idle. Thus, multiple I<sup>2</sup>C masters may be implemented in the system.

Ensure that all I<sup>2</sup>C masters on the bus support multi-master arbitration.

Assign I<sup>2</sup>C addresses with more than a single bit set to 1 for all devices on the I<sup>2</sup>C bus. 0x6A, 0x7B, and 0x37 are examples of good choices for an I<sup>2</sup>C address. 0x40 and 0x20 are examples of bad choices for an I<sup>2</sup>C address.



If the system does require master-slave operation in both directions across the BCC, some method of communication must be used to ensure only one direction of operation occurs at any time. The communication method could include using available read/write registers in the deserializer to allow masters to communicate with each other to pass control between the two masters. An example would be to use register 0x18 or 0x19 in the deserializer as a mailbox register to pass control of the channel from one master to another.

### **8.5.3 I<sup>2</sup>C Restrictions on Multi-Master Operation**

The I<sup>2</sup>C specification does not provide for arbitration between masters under certain conditions. The system should make sure the following conditions cannot occur to prevent undefined conditions on the I<sup>2</sup>C bus:

- One master generates a repeated Start while another master is sending a data bit.
- One master generates a Stop while another master is sending a data bit.
- One master generates a repeated Start while another master sends a Stop.

Note that these restrictions mainly apply to accessing the same register offsets within a specific I<sup>2</sup>C slave.

### **8.5.4 Multi-Master Access to Device Registers for Newer FPD-Link III Devices**

When using the latest generation of FPD-Link III devices such as the DS90UH941AS-Q1, registers may be accessed simultaneously from both local and remote I<sup>2</sup>C masters. These devices have internal logic to properly arbitrate between sources to allow proper read and write access without risk of corruption.

Access to remote I<sup>2</sup>C slaves would still be allowed in only one direction at a time.

### **8.5.5 Multi-Master Access to Device Registers for Older FPD-Link III Devices**

When using older FPD-Link III devices, simultaneous access to serializer or deserializer registers from both local and remote I<sup>2</sup>C masters may cause incorrect operation, thus restrictions should be imposed on accessing of serializer and deserializer registers. The likelihood of an error occurrence is relatively small, but it is possible for collision on reads and writes to occur, resulting in an errored read or write.

Two basic options are recommended. The first is to allow device register access only from one controller. This would allow only the Host controller to access the serializer registers (local) and the deserializer registers (remote). A controller at the deserializer would not be allowed to access the deserializer or serializer registers.

The second basic option is to allow local register access only, with no access to remote serializer or deserializer registers. The Host controller would be allowed to access the serializer registers while a controller at the deserializer could access those register only. Access to remote I<sup>2</sup>C slaves would still be allowed in one direction.

In a very limited case, remote and local access could be allowed to the deserializer registers at the same time. Register access will work correctly if both local and remote masters are accessing the same deserializer register. This allows a simple method of passing control of the Bidirectional Control Channel from one master to another.

### **8.5.6 Restrictions on Control Channel Direction for Multi-Master Operation**

Only one direction should be active at any time across the Bidirectional Control Channel. If both directions are required, some method of transferring control between I<sup>2</sup>C masters should be implemented.

## 8.6 Register Maps

The DS90UH941AS-Q1 implements the following register blocks, accessible through the I2C, as well as the bidirectional control channel:

- Main Registers, summarized in [Table 13](#)
- DSI Indirect Registers (separate register block for each of the two DSI ports), summarized in [Table 145](#)
- Pattern Generator Indirect Registers (separate register block for each of the two FPD-Link III ports), summarized in [Table 183](#)

## Register Maps (continued)

### 8.6.1 Main Registers

Table 13 summarizes the memory-mapped registers for the DS90UH941AS-Q1. These registers are accessible through Serial Control Interface (I2C) as well as the bidirectional control channel. All register offset addresses not listed in Table 13 should be considered as reserved locations and the register contents should not be modified.

**Table 13. Main Registers Summary**

Address	Acronym	Register Name	Section
0h	I2C_DEVICE_ID		<a href="#">Go</a>
1h	RESET_CTL		<a href="#">Go</a>
2h	DEVICE_CFG		<a href="#">Go</a>
3h	GENERAL_CFG		<a href="#">Go</a>
4h	GENERAL_CFG2		<a href="#">Go</a>
5h	I2C_MASTER_CFG		<a href="#">Go</a>
6h	DES_ID_DES_ID_1		<a href="#">Go</a>
7h	SlaveID_0		<a href="#">Go</a>
8h	SlaveAlias_0		<a href="#">Go</a>
9h	SDA_SETUP		<a href="#">Go</a>
Ah	CRC_ERROR0		<a href="#">Go</a>
Bh	CRC_ERROR1		<a href="#">Go</a>
Ch	GENERAL_STS		<a href="#">Go</a>
Dh	GPIO_0_Config		<a href="#">Go</a>
Eh	GPIO_1_and_GPIO_2_Config		<a href="#">Go</a>
Fh	GPIO_3_Config		<a href="#">Go</a>
10h	GPIO_5_and_GPIO_6_Config		<a href="#">Go</a>
11h	GPIO_7_and_GPIO_8_Config		<a href="#">Go</a>
12h	DATAPATH_CTL		<a href="#">Go</a>
13h	TX_MODE_STS		<a href="#">Go</a>
14h	TX_BIST_CTL		<a href="#">Go</a>
16h	BCC_WDOG_CTL		<a href="#">Go</a>
17h	I2C_CONTROL		<a href="#">Go</a>
18h	SCL_HIGH_TIME		<a href="#">Go</a>
19h	SCL_LOW_TIME		<a href="#">Go</a>
1Ah	DATAPATH_CTL2		<a href="#">Go</a>
1Bh	BIST_BC_ERRORS		<a href="#">Go</a>
1Ch	GPI_PIN_STS1		<a href="#">Go</a>
1Dh	GPI_PIN_STS2		<a href="#">Go</a>
1Eh	TX_PORT_SEL		<a href="#">Go</a>
1Fh	FREQ_COUNTER		<a href="#">Go</a>
20h	DES_CAP1		<a href="#">Go</a>
21h	DES_CAP2		<a href="#">Go</a>
26h	LINK_DET_CTL		<a href="#">Go</a>
2Eh	MAILBOX_2E		<a href="#">Go</a>
2Fh	MAILBOX_2F		<a href="#">Go</a>
30h	REM_INTB_CTRL		<a href="#">Go</a>
32h	IMG_LINE_SIZE0		<a href="#">Go</a>
33h	IMG_LINE_SIZE1		<a href="#">Go</a>
34h	IMG_DELAY0_IMG_DELAY0_P1		<a href="#">Go</a>
35h	IMG_DELAY1_IMG_DELAY_P1		<a href="#">Go</a>

**Table 13. Main Registers Summary (continued)**

Address	Acronym	Register Name	Section
36h	CROP_START_X0_CROP_STAR T_X0_P1		<a href="#">Go</a>
37h	CROP_START_X1_CROP_STAR T_X1_P1		<a href="#">Go</a>
38h	CROP_STOP_X0_CROP_STOP_ X0_P1		<a href="#">Go</a>
39h	CROP_STOP_X1_CROP_STOP_ X1_P1		<a href="#">Go</a>
3Ah	CROP_START_Y0_CROP_STAR T_Y0_P1		<a href="#">Go</a>
3Bh	CROP_START_Y1_CROP_STAR T_Y1_P1		<a href="#">Go</a>
3Ch	CROP_STOP_Y0_CROP_STOP_ Y0_P1		<a href="#">Go</a>
3Dh	CROP_STOP_Y1_CROP_STOP_ Y1_P1		<a href="#">Go</a>
3Eh	SPLIT_CLK_CTL0_SPLIT_CLK_C TL0_P1		<a href="#">Go</a>
3Fh	SPLIT_CLK_CTL1_SPLIT_CLK_C TL1_P1		<a href="#">Go</a>
40h	IND_ACC_CTL		<a href="#">Go</a>
41h	IND_ACC_ADDR		<a href="#">Go</a>
42h	IND_ACC_DATA		<a href="#">Go</a>
4Fh	BRIDGE_CTL		<a href="#">Go</a>
50h	BRIDGE_STS		<a href="#">Go</a>
54h	BRIDGE_CFG		<a href="#">Go</a>
55h	AUDIO_CFG		<a href="#">Go</a>
56h	BRIDGE_CFG2		<a href="#">Go</a>
57h	TDM_CONFIG		<a href="#">Go</a>
58h	VIDEO_3D_STS		<a href="#">Go</a>
59h	DUAL_DSI_CTL_STS		<a href="#">Go</a>
5Ah	DUAL_STS_DUAL_STS_P1		<a href="#">Go</a>
5Bh	DUAL_CTL1		<a href="#">Go</a>
5Ch	DUAL_CTL2		<a href="#">Go</a>
5Dh	FREQ_LOW		<a href="#">Go</a>
5Eh	FREQ_HIGH		<a href="#">Go</a>
5Fh	DSI_FREQ_DSI_FREQ_P1		<a href="#">Go</a>
60h	SPI_TIMING1		<a href="#">Go</a>
61h	SPI_TIMING2		<a href="#">Go</a>
62h	SPI_CONFIG		<a href="#">Go</a>
63h	VCID_SPLIT_CTL		<a href="#">Go</a>
64h	PGCTL_PGCTL_P1		<a href="#">Go</a>
65h	PGCFG_PGCFG_P1		<a href="#">Go</a>
66h	PGIA_PGIA_P1		<a href="#">Go</a>
67h	PGID_PGID_P1		<a href="#">Go</a>
6Ah	IMG_HSYNC_CTL0_IMG_HSYNC _CTL0_P1		<a href="#">Go</a>
6Bh	IMG_HSYNC_CTL1_IMG_HSYNC _CTL1_P1		<a href="#">Go</a>
6Ch	IMG_HSYNC_CTL2_IMG_HSYNC _CTL2_P1		<a href="#">Go</a>

**Table 13. Main Registers Summary (continued)**

Address	Acronym	Register Name	Section
6Dh	BCC_STATUS		<a href="#">Go</a>
6Eh	BCC_CONFIG		<a href="#">Go</a>
6Fh	FC_BCC_TEST		<a href="#">Go</a>
70h	SlaveID_1		<a href="#">Go</a>
71h	SlaveID_2		<a href="#">Go</a>
72h	SlaveID_3		<a href="#">Go</a>
73h	SlaveID_4		<a href="#">Go</a>
74h	SlaveID_5		<a href="#">Go</a>
75h	SlaveID_6		<a href="#">Go</a>
76h	SlaveID_7		<a href="#">Go</a>
77h	SlaveAlias_1		<a href="#">Go</a>
78h	SlaveAlias_2		<a href="#">Go</a>
79h	SlaveAlias_3		<a href="#">Go</a>
7Ah	SlaveAlias_4		<a href="#">Go</a>
7Bh	SlaveAlias_5		<a href="#">Go</a>
7Ch	SlaveAlias_6		<a href="#">Go</a>
7Dh	SlaveAlias_7		<a href="#">Go</a>
80h	RX_BKSV0		<a href="#">Go</a>
81h	RX_BKSV1		<a href="#">Go</a>
82h	RX_BKSV2		<a href="#">Go</a>
83h	RX_BKSV3		<a href="#">Go</a>
84h	RX_BKSV4		<a href="#">Go</a>
90h	TX_KSV0		<a href="#">Go</a>
91h	TX_KSV1		<a href="#">Go</a>
92h	TX_KSV2		<a href="#">Go</a>
93h	TX_KSV3		<a href="#">Go</a>
94h	TX_KSV4		<a href="#">Go</a>
A0h	RX_BCAPS		<a href="#">Go</a>
A1h	RX_BSTATUS0		<a href="#">Go</a>
A2h	RX_BSTATUS1		<a href="#">Go</a>
C0h	HDCCP_DBG		<a href="#">Go</a>
C2h	HDCCP_CFG		<a href="#">Go</a>
C3h	HDCCP_CTL		<a href="#">Go</a>
C4h	HDCCP_STS		<a href="#">Go</a>
C6h	HDCCP_ICR		<a href="#">Go</a>
C7h	HDCCP_ISR		<a href="#">Go</a>
C8h	NVM_CTL		<a href="#">Go</a>
CDh	HDCCP_CFG2		<a href="#">Go</a>
CEh	BLUE_SCREEN		<a href="#">Go</a>
E0h	HDCCP_DBG_ALIAS		<a href="#">Go</a>
E2h	HDCCP_CFG_ALIAS		<a href="#">Go</a>
E3h	HDCCP_CTL_ALIAS		<a href="#">Go</a>
E4h	HDCCP_STS_ALIAS		<a href="#">Go</a>
E6h	HDCCP_ICR_ALIAS		<a href="#">Go</a>
E7h	HDCCP_ISR_ALIAS		<a href="#">Go</a>
F0h	HDCCP_TX_ID0		<a href="#">Go</a>
F1h	HDCCP_TX_ID1		<a href="#">Go</a>

**Table 13. Main Registers Summary (continued)**

Address	Acronym	Register Name	Section
F2h	HDCP_TX_ID2		<a href="#">Go</a>
F3h	HDCP_TX_ID3		<a href="#">Go</a>
F4h	HDCP_TX_ID4		<a href="#">Go</a>
F5h	HDCP_TX_ID5		<a href="#">Go</a>

Table 14 shows the codes that are used for access types in this section.

**Table 14. Register Access Type Codes**

Access Type	Code	Description
R	R	Read only access
R/S	R/S	Read only access / set based on Strap pin configuration at startup
R/W	R/W	Read / Write access
R/COR	R/COR	Read to Clear / then Read for Status
R/W/RC	R/W/RC	Read / Write access / Read to Clear
R/W/S	R/W/S	Read / Write access / Set based on strap pin configuration at startup

#### 8.6.1.1 I2C\_DEVICE\_ID Register (Address = 0h) [reset = Strap]

I2C\_DEVICE\_ID is described in [Table 15](#).

Return to [Summary Table](#).

**Table 15. I2C\_DEVICE\_ID Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	DEVICE_ID DEVICE_ID_P1	R/W/S	Strap	7-bit address of Serializer: Defaults to address configured by the IDx strap pin If PORT1_I2C_EN is set, this value defaults to the IDx strap value + 1 for Port1. When programming this value, the least significant bit of the DEVICE_ID value should be set to 0 to allow proper configuration of the second port I2C address.
0	SER_ID	R/W	0h	0: Device ID is from IDX pin (default) 1: Device ID is from 0x00[7:1]

#### 8.6.1.2 RESET\_CTL Register (Address = 1h) [reset = Strap]

RESET\_CTL is described in [Table 16](#).

Return to [Summary Table](#).

This register is read only

**Table 16. RESET\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3	DISABLE_DSI	R/W/S	Strap	DSI Reset: Resets the analog DSI and digital DSI. This bit is NOT self-clearing. It is a strap option on the MODE_SEL1 pin. 1: Reset 0: Normal operation

**Table 16. RESET\_CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	DSI_RESET	R/W	0h	DSI Reset: Resets the analog DSI and digital DSI with a short pulse. This bit is self-clearing. 1: Reset 0: Normal operation
1	DIGITAL_RESET1	R/W	0h	Digital Reset: Resets the entire digital block including registers. This bit is self-clearing. 1: Reset 0: Normal operation
0	DIGITAL_RESET0	R/W	0h	Digital Reset: Resets the entire digital block except registers. This bit is self-clearing. 1: Reset 0: Normal operation Registers which are loaded by pin strap will be restored to their original strap value when this bit is set. These registers show 'Strap' as their default value in this table.

### 8.6.1.3 DEVICE\_CFG Register (Address = 2h) [reset = 0h]

DEVICE\_CFG is described in [Table 17](#).

Return to [Summary Table](#).

**Table 17. DEVICE\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	DSI1_CLK_PN_SWAP	R/W	0h	Reverse P/N pin order for DSI Port 1 clock lane: 0: DSI Port 1 Clock Lane P input mapped to P, N input mapped to N 1: DSI Port 1 Clock Lane P input mapped to N, N input mapped to P
5	DSI1_DATA_PN_SWAP	R/W	0h	Reverse P/N pin order for DSI Port 1 data lanes: 0: DSI Port 1 Data Lane P inputs mapped to P, N inputs mapped to N 1: DSI Port 1 Data Lane P inputs mapped to N, N inputs mapped to P
4	DSI1_LANE_REVERSE	R/W	0h	Reverse lane order for DSI Port 1: 0: DSI Port 1 Lanes 3, 2, 1, 0 inputs are mapped to Lanes 3, 2, 1, 0 1: DSI Port 1 Lanes 3, 2, 1, 0 inputs are mapped to Lanes 0, 1, 2, 3
3	RESERVED	R	0h	Reserved
2	DSI0_CLK_PN_SWAP	R/W	0h	Reverse P/N pin order for DSI Port 0 clock lane: 0: DSI Port 0 Clock Lane P input mapped to P, N input mapped to N 1: DSI Port 0 Clock Lane P input mapped to N, N input mapped to P
1	DSI0_DATA_PN_SWAP	R/W	0h	Reverse P/N pin order for DSI Port 0 data lanes: 0: DSI Port 0 Data Lane P inputs mapped to P, N inputs mapped to N 1: DSI Port 0 Data Lane P inputs mapped to N, N inputs mapped to P
0	DSI0_LANE_REVERSE	R/W	0h	Reverse lane order for DSI Port 0: 0: DSI Port 0 Lanes 3, 2, 1, 0 inputs are mapped to Lanes 3, 2, 1, 0 1: DSI Port 0 Lanes 3, 2, 1, 0 inputs are mapped to Lanes 0, 1, 2, 3

#### 8.6.1.4 GENERAL\_CFG Register (Address = 3h) [reset = 92h]

GENERAL\_CFG is described in [Table 18](#).

Return to [Summary Table](#).

**Table 18. GENERAL\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RX_CRC_CHECKER_ENABLE	R/W	1h	CRC Checker Enable 0: Disable 1: Enable
6	IO_PULLDOWN_DIS	R/W	0h	I/O Pulldown Disable If set, disable internal pull-down resistors on the following digital I/O pins: GPIO0, GPIO1, D_GPIO0, D_GPIO1, D_GPIO2, D_GPIO3, I2S_CLK, I2S_WC, I2S_DA, I2S_DB, I2S_DC, and I2S_DD
5	TX_AUTO_ACK TX_AUTO_ACK_P1	R/W	0h	Automatically Acknowledge I2C Remote Write When enabled, I2C writes to the Deserializer (or any remote I2C Slave, if I2C_PASS_ALL is enabled) are immediately acknowledged without waiting for the Deserializer to acknowledge the write. This allows higher throughput on the I2C bus. 1: Enable 0: Disable If PORT1_SEL is set, this register controls Port1 operation
4	FILTER_ENABLE	R/W	1h	HS, VS, DE two clock filter When enabled, pulses less than two full PCLK cycles on the DE, HS, and VS inputs will be rejected. 1: Filtering enable 0: Filtering disable
3	I2C_PASS_THROUGH I2C_PASS_THROUGH_P1	R/W	0h	I2C Pass-Through Mode 0: Pass-Through Disabled 1: Pass-Through Enabled If PORT1_SEL is set, this register controls Port1 operation
2	RESERVED	R	0h	Reserved
1	PCLK_AUTO	R/W	1h	Switch over to Always On clock in the absence of PCLK 1: Enable auto-switch 0: Disable auto-switch
0	RESERVED	R	0h	Reserved

#### 8.6.1.5 GENERAL\_CFG2 Register (Address = 4h) [reset = 0h]

GENERAL\_CFG2 is described in [Table 19](#).

Return to [Summary Table](#).

**Table 19. GENERAL\_CFG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0h	Reserved
5	CRC_ERROR_RESET	R/W	0h	Clear CRC Error Counters. This bit is NOT self-clearing. 1: Clear Counters 0: Normal Operation
4	RESERVED	R/W	0h	Reserved
3-2	RESERVED	R	0h	Reserved
1	FC_BCC_CRC6_OV FC_BCC_CRC6_OV_P1	R/W	0h	Override Enable for Enhanced Forward Channel CRC and Start Sequence 1: Use FC_BCC_CRC6_OV_VAL value to enable or disable support for Enhanced Forward Channel CRC and Start Sequence 0: Use Deserializer Capabilities list to enable or disable support for Enhanced Forward Channel CRC and Start Sequence If PORT1_SEL is set, this register controls Port1 operation



**Table 19. GENERAL\_CFG2 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	FC_BCC_CRC6_OV_VAL FC_BCC_CRC6_OV_VAL_P1	R/W	0h	Enable Enhanced Forward Channel CRC and Start Sequence When FC_BCC_CRC6_OV is 1, use this value to control support for Enhanced Forward Channel CRC and Start Sequence 1: Enable Enhanced Forward Channel CRC and Start Sequence 0: Disable Enhanced Forward Channel CRC and Start Sequence If PORT1_SEL is set, this register controls Port1 operation

#### 8.6.1.6 I2C\_MASTER\_CFG Register (Address = 5h) [reset = 0h]

I2C\_MASTER\_CFG is described in [Table 20](#).

Return to [Summary Table](#).

**Table 20. I2C\_MASTER\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4-3	SDA_OUT_DELAY	R/W	0h	SDA Output Delay This field configures output delay on the SDA output. Setting this value will increase output delay in units of 40 ns. Nominal output delay values for SCL to SDA are: 00: 200 ns 01: 240 ns 10: 280 ns 11: 320 ns Actual delays may be larger dependent on system capacitances and signal rise/fall times.
2	LOCAL_WRITE_DIS	R/W	0h	Disable Remote Writes to Local Registers Setting this bit to a 1 will prevent remote writes to local device registers from across the control channel. This prevents writes to the Serializer registers from an I2C master attached to the Deserializer. Setting this bit does not affect remote access to I2C slaves at the Serializer.
1	I2C_BUS_TIMER_SPEEDUP	R/W	0h	Speed up I2C Bus Watchdog Timer 1: Watchdog Timer expires after approximately 50 $\mu$ s 0: Watchdog Timer expires after approximately 1 second.
0	I2C_BUS_TIMER_DISABLE	R/W	0h	Disable I2C Bus Watchdog Timer When the I2C Watchdog Timer may be used to detect when the I2C bus is free or hung up following an invalid termination of a transaction. If SDA is high and no signaling occurs for approximately 1 second, the I2C bus will assumed to be free. If SDA is low and no signaling occurs, the device will attempt to clear the bus by driving 9 clocks on SCL.

#### 8.6.1.7 DES\_ID\_DES\_ID\_1 Register (Address = 6h) [reset = 0h]

DES\_ID\_DES\_ID\_1 is described in [Table 21](#).

FPD-Link III TX port-specific register. The FPD-Link III Port Select register 0x1E configures which unique TX port registers can be accessed by I2C read and write commands.

Return to [Summary Table](#).

**Table 21. DES\_ID\_DES\_ID\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	DES_DEV_ID DES_DEV_ID_P1	R/W	0h	7-bit Deserializer Device ID Configures the I2C Slave ID of the remote Deserializer. A value of 0 in this field disables I2C access to the remote Deserializer. This field is automatically configured by the Bidirectional Control Channel once RX Lock has been detected. Software may overwrite this value, but should also assert the FREEZE DEVICE ID bit to prevent loading by the Bidirectional Control Channel. If PORT1_SEL is set, this register indicates the Deserializer Device ID for the Deserializer attached to Port 1
0	FREEZE_DEVICE_ID FREEZE_DEVICE_ID_P1	R/W	0h	Freeze Deserializer Device ID Prevent auto-loading of the Deserializer Device ID by the Bidirectional Control Channel. The ID will be frozen at the value written. If PORT1_SEL is set, this bit controls DES_DEV_ID_P1.

#### 8.6.1.8 SlaveID\_0 Register (Address = 7h) [reset = 0h]

SlaveID\_0 is described in [Table 22](#).

FPD-Link III TX port-specific register. The FPD-Link III Port Select register 0x1E configures which unique TX port registers can be accessed by I2C read and write commands.

Return to [Summary Table](#).

**Table 22. SlaveID\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	SLAVE_ID0 SLAVE_ID0_P1	R/W	0h	If PORT1_SEL is set, this register controls Port1 SLAVE_ID0. 7-bit Remote Slave Device ID 0 Configures the physical I2C address of the remote I2C Slave device attached to the remote Deserializer. If an I2C transaction is addressed to the Slave Alias ID0, the transaction will be re-mapped to this address before passing the transaction across the Bidirectional Control Channel to the Serializer.
0	RESERVED	R/W	0h	Reserved.

#### 8.6.1.9 SlaveAlias\_0 Register (Address = 8h) [reset = 0h]

SlaveAlias\_0 is described in [Table 23](#).

FPD-Link III TX port-specific register. The FPD-Link III Port Select register 0x1E configures which unique TX port registers can be accessed by I2C read and write commands.

Return to [Summary Table](#).

**Table 23. SlaveAlias\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	SLAVE_ALIAS_ID0 SLAVE_ALIAS_ID0_P1	R/W	0h	If PORT1_SEL is set, this register controls Port1 SLAVE_ALIAS_ID0. 7-bit Remote Slave Device Alias ID 0 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Deserializer. The transaction will be re-mapped to the address specified in the Slave ID0 register. A value of 0 in this field disables access to the remote I2C Slave.
0	RESERVED	R	0h	Reserved

### 8.6.1.10 SDA\_SETUP Register (Address = 9h) [reset = 1h]

SDA\_SETUP is described in [Table 24](#).

Return to [Summary Table](#).

**Table 24. SDA\_SETUP Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3-0	TX_SDA_SETUP	R/W	1h	Remote Ack SDA Output Setup When a Control Channel (remote) access is active, this field configures setup time from the SDA output relative to the rising edge of SCL during ACK cycles. Setting this value will increase setup time in units of 640 ns. The nominal output setup time value for SDA to SCL when this field is 0 is 80 ns.

### 8.6.1.11 CRC\_ERROR0 Register (Address = Ah) [reset = 0h]

CRC\_ERROR0 is described in [Table 25](#).

FPD-Link III TX port-specific register. The FPD-Link III Port Select register 0x1E configures which unique TX port registers can be accessed by I2C read and write commands.

Return to [Summary Table](#).

**Table 25. CRC\_ERROR0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	CRC_ERROR_7:0 _CRC_ERROR_P1_7:0	R	0h	Back Channel CRC Error counter If PORT1_SEL is set, this register indicates Port1 Status. Number of Back Channel CRC errors – 8 least significant bits. This register is cleared using the CRC ERROR RESET in register 0x04.

### 8.6.1.12 CRC\_ERROR1 Register (Address = Bh) [reset = 0h]

CRC\_ERROR1 is described in [Table 26](#).

FPD-Link III TX port-specific register. The FPD-Link III Port Select register 0x1E configures which unique TX port registers can be accessed by I2C read and write commands.

Return to [Summary Table](#).

**Table 26. CRC\_ERROR1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	CRC_ERROR_15:8 _CRC_ERROR_P1_15:8	R	0h	Back Channel CRC Error counter If PORT1_SEL is set, this register indicates Port1 Status Number of Back Channel CRC errors – 8 most significant bits. This register is cleared using the CRC ERROR RESET in register 0x04.

### 8.6.1.13 GENERAL\_STS Register (Address = Ch) [reset = 0h]

GENERAL\_STS is described in [Table 27](#).

Some bits in this register are FPD-Link III TX port-specific. The FPD-Link III Port Select register 0x1E configures which unique TX port registers can be accessed by I2C read and write commands.

Return to [Summary Table](#).

**Table 27. GENERAL\_STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	General Status Register If PORT1_SEL is set, this register indicates Port1 Status as indicated. Reserved.

**Table 27. GENERAL\_STS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	DSI_ERROR	R	0h	OR of DSI_FPD3_ERR, DSI_CMD_OVER, DSI_EOT_ERR, DSI_READ_WOUT_BTA, and DSI_ERROR_DET from DSI indirect registers. Will not clear on read. In Dual DSI or Independent DSI to FPD-Link III modes, this bit will indicate an error was detected on either DSI input.
5	DPHY_ERROR	R	0h	OR of LANE_SYNC_ERROR and DPHY_LANE_ERROR from DSI indirect registers. Will not clear on read. In Dual DSI or Independent 2:2 modes, this bit will indicate an error was detected on either DPHY input.
4	LINK_LOST LINK_LOST_P1	R	0h	Link Lost Flag for selected port: This bit indicates that loss of link has been detected. This register bit will stay high until cleared using the CRC ERROR RESET in register 0x04. If PORT1_SEL is set, this register indicates Port1 Status as indicated.
3	BIST_CRC_ERROR BIST_CRC_ERROR_P1	R	0h	CRC error during BIST communication with Deserializer. This bit is cleared upon restart of BIST or assertion of CRC ERROR RESET in register 0x04. If PORT1_SEL is set, this register indicates Port1 Status as indicated.
2	PCLK_DETECT PCLK_DETECT_P1	R	0h	Pixel Clock Detect: The frequency detect circuit has detected a valid pixel clock meeting the frequency requirements in the FREQ_LOW register. 1: Valid pixel clock detected 0: Valid pixel clock not detected In Splitter or Independent 2:2 modes, this indicates status for the selected port. If PORT1_SEL is set, this register indicates Port1 Status as indicated.
1	DES_ERROR DES_ERROR_P1	R	0h	Deserializer Error detect for selected port: CRC error during communication with Deserializer. This bit is cleared upon loss of link or assertion of CRC ERROR RESET in register 0x04.
0	LINK_DETECT LINK_DETECT_P1	R	0h	Link Detect status for selected port: 1: Cable link detected 0: Cable link not detected

#### 8.6.1.14 GPIO\_0\_Config Register (Address = Dh) [reset = 20h]

GPIO\_0\_Config is described in [Table 28](#).

Return to [Summary Table](#).

**Table 28. GPIO\_0\_Config Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	REV_ID	R	2h	GPIO0 and D_GPIO0] Configuration If PORT1_SEL is set, this register controls the D_GPIO0 pin Revision ID 0010: DS90Ux941AS-Q1
3	GPIO0_OUTPUT_VALUE D_GPIO0_OUTPUT_VAL UE	R/W	0h	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, the local GPIO direction is Output, and remote GPIO control is disabled. This value is also output to the GPIO pin in Remote-Default mode if link is lost.

**Table 28. GPIO\_0\_Config Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	GPIO0_MODE D_GPIO0_MODE	R/W	0h	GPIO 0 Mode Determines operating mode for the GPIO pin: x00 : Functional input mode, GPIO0 input x10 : Tri-state 001 : GPIO mode, output 011 : GPIO mode, input 101 : Remote-Hold - output remote data, maintain data on link-loss 111 : Remote-Default - output remote data, Drive default data (OUTPUT VALUE) on link-loss

#### 8.6.1.15 GPIO\_1\_and\_GPIO\_2\_Config Register (Address = Eh) [reset = 0h]

GPIO\_1\_and\_GPIO\_2\_Config is described in [Table 29](#).

Return to [Summary Table](#).

**Table 29. GPIO\_1\_and\_GPIO\_2\_Config Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	GPIO2_OUTPUT_VALUE D_GPIO2_OUTPUT_VALUE	R/W	0h	GPIO1/GPIO2 and D_GPIO1/D_GPIO2 Configuration If PORT1_SEL is set, this register controls the D_GPIO1 and D_GPIO2 pins Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, the local GPIO direction is Output, and remote GPIO control is disabled. This value is also output to the GPIO pin in Remote-Default mode if link is lost.
6-4	GPIO2_MODE D_GPIO2_MODE	R/W	0h	GPIO 2 Mode Determines operating mode for the GPIO pin: x00 : Functional input mode, I2S_DC input x10 : Tri-state 001 : GPIO mode, output 011 : GPIO mode, input 101 : Remote-Hold - output remote data, maintain data on link-loss 111 : Remote-Default - output remote data, Drive default data (OUTPUT VALUE) on link-loss
3	GPIO1_OUTPUT_VALUE D_GPIO1_OUTPUT_VALUE	R/W	0h	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, the local GPIO direction is Output, and remote GPIO control is disabled. This value is also output to the GPIO pin in Remote-Default mode if link is lost.
2-0	GPIO1_MODE D_GPIO1_MODE	R/W	0h	GPIO 1 Mode Determines operating mode for the GPIO pin: x00 : Functional input mode, GPIO1 input x10 : Tri-state 001 : GPIO mode, output 011 : GPIO mode, input 101 : Remote-Hold - output remote data, maintain data on link-loss 111 : Remote-Default - output remote data, Drive default data (OUTPUT VALUE) on link-loss

### 8.6.1.16 GPIO\_3\_Config Register (Address = Fh) [reset = 0h]

GPIO\_3\_Config is described in [Table 30](#).

Return to [Summary Table](#).

**Table 30. GPIO\_3\_Config Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R/W	0h	GPIO3 and D_GPIO3 Configuration If PORT1_SEL is set, this register controls the D_GPIO3 pin Reserved
3	GPIO3_OUTPUT_VALUE D_GPIO3_OUTPUT_VALUE	R/W	0h	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled, the local GPIO direction is Output, and remote GPIO control is disabled. This value is also output to the GPIO pin in Remote-Default mode if link is lost.
2-0	GPIO3_MODE D_GPIO3_MODE	R/W	0h	GPIO 3 Mode Determines operating mode for the GPIO pin: x00 : Functional input mode, I2S_DD input x10 : Tri-state 001 : GPIO mode, output 011 : GPIO mode, input 101 : Remote-Hold - output remote data, maintain data on link-loss 111 : Remote-Default - output remote data, Drive default data (OUTPUT VALUE) on link-loss

### 8.6.1.17 GPIO\_5\_and\_GPIO\_6\_Config Register (Address = 10h) [reset = 0h]

GPIO\_5\_and\_GPIO\_6\_Config is and described in [Table 31](#).

Return to [Summary Table](#).

**Table 31. GPIO\_5\_and\_GPIO\_6\_Config Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	GPIO6_OUTPUT_VALUE	R/W	0h	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled and the local GPIO direction is Output.
6	RESERVED	R	0h	Reserved
5-4	GPIO6_DIR	R/W	0h	The GPIO 6 MODE configures the pad in input direction or output direction for functional mode or GPIO mode. {GPIO DIR, GPIO EN} 00: Functional mode input 10: Tri-state 01: GPIO mode output 11: GPIO mode input
3	GPIO5_OUTPUT_VALUE	R/W	0h	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled and the local GPIO direction is Output.
2	RESERVED	R	0h	Reserved
1-0	GPIO5_MODE	R/W	0h	The GPIO 5 MODE configures the pad in input direction or output direction for functional mode or GPIO mode. {GPIO DIR, GPIO EN} 00: Functional mode input 10: Tri-state 01: GPIO mode output 11: GPIO mode input

### 8.6.1.18 GPIO\_7\_and\_GPIO\_8\_Config Register (Address = 11h) [reset = 0h]

GPIO\_7\_and\_GPIO\_8\_Config is described in [Table 32](#).

Return to [Summary Table](#).

**Table 32. GPIO\_7\_and\_GPIO\_8\_Config Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	GPIO8_OUTPUT_VALUE	R/W	0h	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled and the local GPIO direction is Output.
6	RESERVED	R	0h	Reserved
5-4	GPIO8_MODE	R/W	0h	The GPIO 8 MODE configures the pad in input direction or output direction for functional mode or GPIO mode. {GPIO DIR, GPIO EN} 00: Functional mode input 10: Tri-state 01: GPIO mode output 11: GPIO mode input
3	GPIO7_OUTPUT_VALUE	R/W	0h	Local GPIO Output Value This value is output on the GPIO pin when the GPIO function is enabled and the local GPIO direction is Output.
2	RESERVED	R	0h	Reserved
1-0	GPIO7_MODE	R/W	0h	The GPIO 7 MODE configures the pad in input direction or output direction for functional mode or GPIO mode. {GPIO DIR, GPIO EN} 00: Functional mode input 10: Tri-state 01: GPIO mode output 11: GPIO mode input

### 8.6.1.19 DATAPATH\_CTL Register (Address = 12h) [reset = 0h]

DATAPATH\_CTL is described in [Table 33](#).

Return to [Summary Table](#).

**Table 33. DATAPATH\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	PASS_RGB	R/W	0h	Setting this bit causes RGB data to be sent independent of DE in DS90UH941x-Q1. Set this bit to allow operation with DS90UB926-Q1, DS90UB928-Q1, DS90UB940-Q1, and DS90UB948-Q1. However, setting this bit prevents HDCP operation and blocks packetized audio. 1: Pass RGB independent of DE 0: Normal operation
5	DE_POLARITY	R/W	0h	This bit indicates the polarity of the DE (Data Enable) signal. 1: DE is inverted (active low, idle high) 0: DE is positive (active high, idle low)
4	I2S_RPTR_REGEN	R/W	0h	1: Repeater regenerate I2S from I2S pins 0: Repeater pass-through I2S from video pins
3	I2S_B_OVERRIDE	R/W	0h	I2S Channel B Override 1: Set I2S Channel B Enable from reg_12[0] 0: I2S Channel B Disabled
2	VIDEO_18B_EN	R/W	0h	18-bit Video Select 1: Select 18-bit video mode 0: Select 24-bit video mode
1	I2S_TRANSPORT_SEL	R/W	0h	1: Enable I2S Data Forward Channel Frame Transport 0: Enable I2S Data Island Transport

**Table 33. DATAPATH\_CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	I2S_B_EN	R/W	0h	I2S Channel B Enable 1: Enable I2S Channel B on B1 input 0: I2S Channel B disabled Note that in a repeater, this bit may be overridden by the in-band I2S mode detection.

#### 8.6.1.20 TX\_MODE\_STS Register (Address = 13h) [reset = Strap]

TX\_MODE\_STS is described in [Table 34](#).

Return to [Summary Table](#).

**Table 34. TX\_MODE\_STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	MODE_SEL1_DONE	R	1h	Indicates MODE_SEL1 value has stabilized and been latched
6-4	MODE_SEL1_DECODE	R/S	Strap	Returns the 3-bit decode of the MODE_SEL1 pin
3	MODE_SEL0_DONE	R	1h	Indicates MODE_SEL0 value has stabilized and been latched
2-0	MODE_SEL0_DECODE	R/S	Strap	Returns the 3-bit decode of the MODE_SEL0 pin

#### 8.6.1.21 TX\_BIST\_CTL Register (Address = 14h) [reset = 0h]

TX\_BIST\_CTL is described in [Table 35](#).

Return to [Summary Table](#).

**Table 35. TX\_BIST\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4	DOPL_MODE	R/W	0h	DOPL Mode Enable 1: Enabled 0: Disabled This bit cannot be written remotely through the Bidirectional Control Channel
3	RESERVED	R	0h	Reserved
2-1	CLOCK_SOURCE CLOCK_SOURCE_P1	R/W	0h	Clock Source in BIST mode (When 0x14[0]=1 ) 00: External Pixel Clock 01: 33-MHz Oscillator 1x: 100-MHz Oscillator In Splitter or Independent 2:2 mode, this field controls the selected port.
0	BIST_EN BIST_EN_P1	R/W	0h	BIST Control 1: Enabled 0: Disabled In Splitter or Independent 2:2 mode, this field controls the selected port.



### 8.6.1.22 BCC\_WDOG\_CTL Register (Address = 16h) [reset = FEh]

BCC\_WDOG\_CTL is described in [Table 36](#).

Return to [Summary Table](#).

**Table 36. BCC\_WDOG\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	BCC_WATCHDOG_TIMER	R/W	7Fh	The watchdog timer allows termination of a control channel transaction if it fails to complete within a programmed amount of time. This field sets the Bidirectional Control Channel Watchdog Timeout value in units of 2 ms. This field should not be set to 0. It is recommended to set this field to 0x01.
0	BCC_WDOG_DIS	R/W	0h	Disable Bidirectional Control Channel Watchdog Timer 1: Disables BCC Watchdog Timer operation 0: Enables BCC Watchdog Timer operation

### 8.6.1.23 I2C\_CONTROL Register (Address = 17h) [reset = 1Eh]

I2C\_CONTROL is described in [Table 37](#).

Some bits in this register are FPD-Link III TX port-specific. The FPD-Link III Port Select register 0x1E configures which unique TX port registers can be accessed by I2C read and write commands.

Return to [Summary Table](#).

**Table 37. I2C\_CONTROL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	I2C_PASS_ALL I2C_PASS_ALL_P1	R/W	0h	1: Enable Forward Control Channel pass-through of all I2C accesses to I2C Slave IDs that do not match the Serializer I2C Slave ID. 0: Enable Forward Control Channel pass-through only of I2C accesses to I2C Slave IDs matching either the remote Deserializer Slave ID or the remote Slave ID. If PORT1_SEL is set, this bit controls I2C PASS ALL P1
6-4	SDA_HOLD_TIME	R/W	1h	Internal SDA Hold Time This field configures the amount of internal hold time provided for the SDA input relative to the SCL input. Units are 40 ns.
3-0	I2C_FILTER_DEPTH	R/W	Eh	I2C Glitch Filter Depth This field configures the maximum width of glitch pulses on the SCL and SDA inputs that will be rejected. Units are 5 ns.

### 8.6.1.24 SCL\_HIGH\_TIME Register (Address = 18h) [reset = 7Fh]

SCL\_HIGH\_TIME is described in [Table 38](#).

Return to [Summary Table](#).

**Table 38. SCL\_HIGH\_TIME Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	TX_SCL_HIGH	R/W	7Fh	I2C Master SCL High Time This field configures the high pulse width of the SCL output when the Serializer is the Master on the local I2C bus. Units are 40 ns for the nominal oscillator clock frequency. The default value is set to provide a minimum 5-μs SCL high time with the internal oscillator clock running at 26.25 MHz rather than the nominal 25 MHz. Delay includes 5 additional oscillator clock periods. $\text{Min\_delay} = 38.0952 \text{ ns} \times (\text{TX\_SCL\_HIGH} + 5)$

### 8.6.1.25 SCL\_LOW\_TIME Register (Address = 19h) [reset = 7Fh]

SCL\_LOW\_TIME is described in [Table 39](#).

Return to [Summary Table](#).

**Table 39. SCL\_LOW\_TIME Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	TX_SCL_LOW	R/W	7Fh	I2C SCL Low Time This field configures the low pulse width of the SCL output when the Serializer is the Master on the local I2C bus. This value is also used as the SDA setup time by the I2C Slave for providing data prior to releasing SCL during accesses over the Bidirectional Control Channel. Units are 40 ns for the nominal oscillator clock frequency. The default value is set to provide a minimum 5-μs SCL low time with the internal oscillator clock running at 26.25 MHz rather than the nominal 25 MHz. Delay includes 5 additional clock periods. Min_delay = 38.0952 ns × (TX_SCL_LOW + 5)

### 8.6.1.26 DATAPATH\_CTL2 Register (Address = 1Ah) [reset = 1h]

DATAPATH\_CTL2 is described in [Table 40](#).

Return to [Summary Table](#).

**Table 40. DATAPATH\_CTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	BLOCK_REPEATER_I2S_MODE	R/W	0h	Block automatic I2S mode configuration in repeater 0: I2S mode (2-channel, 4-channel, or surround) is detected from the in-band audio signaling in a repeater. 1: Disable automatic detection of I2S mode
6-4	RESERVED	R	0h	Reserved
3	SECONDARY_AUDIO	R	0h	Enable Secondary Audio This register indicates that the AUX audio channel is enabled. The control for this function is through the AUX_AUDIO_EN bit in the BRIDGE_CFG register, register offset 0x54).
2-1	RESERVED	R	0h	Reserved
0	I2S_SURROUND	R/W	1h	Enable 5.1- or 7.1-channel I2S audio transport 0: 2-channel or 4-channel I2S audio is enabled as configured in register 0x12 bits 3 and 0 1: 5.1- or 7.1-channel audio is enabled Note that I2S Data Island Transport is the only option for surround audio. Also note that in a repeater, this bit may be overridden by the in-band I2S mode detection.

### 8.6.1.27 BIST\_BC\_ERRORS Register (Address = 1Bh) [reset = 0h]

BIST\_BC\_ERRORS is described in [Table 41](#).

FPD-Link III TX port-specific register. The FPD-Link III Port Select register 0x1E configures which unique TX port registers can be accessed by I2C read and write commands.

Return to [Summary Table](#).

**Table 41. BIST\_BC\_ERRORS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	BIST_BC_ERROR_COUNT BIST_BC_ERROR_COUNT_P1	R	0h	BIST Back Channel CRC Error Counter This register is cleared upon loss of link, restart of BIST, or assertion of CRC ERROR RESET in register 0x04. If PORT1_SEL is set, this register indicates port 1 status

### 8.6.1.28 GPIO\_PIN\_STS1 Register (Address = 1Ch) [reset = 0h]

GPIO\_PIN\_STS1 is described in [Table 42](#).

Return to [Summary Table](#).

**Table 42. GPIO\_PIN\_STS1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	GPIO7_PIN_STS	R	0h	GPIO7/I2S_WC pin status If PORT1_SEL is set, this register reads 0
6	GPIO6_PIN_STS	R	0h	GPIO6/I2S_DA pin status If PORT1_SEL is set, this register reads 0
5	GPIO5_PIN_STS	R	0h	GPIO5/I2S_DB pin status If PORT1_SEL is set, this register reads 0
4	RESERVED	R	0h	Reserved
3	GPIO3_PIN_STS D_GPIO3_PIN_STS	R	0h	GPIO3 / I2S_DD pin status If PORT1_SEL is set, this register indicates D_GPIO3 pin status
2	GPIO2_PIN_STS D_GPIO2_PIN_STS	R	0h	GPIO2 / I2S_DC pin status If PORT1_SEL is set, this register indicates D_GPIO2 pin status
1	GPIO1_PIN_STS D_GPIO1_PIN_STS	R	0h	GPIO1 pin status If PORT1_SEL is set, this register indicates D_GPIO1 pin status
0	GPIO0_PIN_STS D_GPIO0_PIN_STS	R	0h	GPIO0 pin status If PORT1_SEL is set, this register indicates D_GPIO0 pin status

### 8.6.1.29 GPIO\_PIN\_STS2 Register (Address = 1Dh) [reset = 0h]

GPIO\_PIN\_STS2 is described in [Table 43](#).

Return to [Summary Table](#).

**Table 43. GPIO\_PIN\_STS2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	RESERVED	R	0h	Reserved
0	GPIO8_PIN_STS	R	0h	GPIO8/I2S_CLK pin status

### 8.6.1.30 TX\_PORT\_SEL Register (Address = 1Eh) [reset = 1h]

TX\_PORT\_SEL is described in [Table 44](#).

Return to [Summary Table](#).

**Table 44. TX\_PORT\_SEL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-3	RESERVED	R	0h	Reserved
2	PORT1_I2C_EN	R/W	0h	Port1 I2C Enable: Enables secondary I2C address. The second I2C address provides access to port1 registers as well as registers that are shared between ports 0 and 1. The second I2C address value will be set to DeviceID + 1 (7-bit format). The PORT1_I2C_EN bit must also be set to allow accessing remote devices over the second link when the device is in Replicate mode.
1	PORT1_SEL	R/W	0h	Selects Port 1 for Register Access from primary I2C Address For writes, port1 registers and shared registers will both be written. For reads, port1 registers and shared registers will be read. This bit must be cleared to read port0 registers. This bit is ignored if PORT1_I2C_EN is set.

**Table 44. TX\_PORT\_SEL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	PORT0_SEL	R/W	1h	Selects Port 0 for Register Access from primary I2C Address For writes, port0 registers and shared registers will both be written. For reads, port0 registers and shared registers will be read. Note that if PORT1_SEL is also set, then port1 registers will be read. This bit is ignored if PORT1_I2C_EN is set.

#### 8.6.1.31 **FREQ\_COUNTER Register (Address = 1Fh) [reset = 0h]**

FREQ\_COUNTER is described in [Table 45](#).

Return to [Summary Table](#).

**Table 45. FREQ\_COUNTER Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	FREQ_COUNT	R/W	0h	Frequency Counter control A write to this register will enable a frequency counter to count the number of pixel clock during a specified time interval. The time interval is equal to the value written multiplied by the oscillator clock period (nominally 40 ns). A read of the register returns the number of pixel clock edges seen during the enabled interval. The frequency counter will freeze at 0xff if it reaches the maximum value. The frequency counter will provide a rough estimate of the pixel clock period. If the pixel clock frequency is known, the frequency counter may be used to determine the actual oscillator clock frequency.

#### 8.6.1.32 **DES\_CAP1 Register (Address = 20h) [reset = 0h]**

DES\_CAP1 is described in [Table 46](#).

FPD-Link III TX port-specific register. The FPD-Link III Port Select register 0x1E configures which unique TX port registers can be accessed by I2C read and write commands.

Return to [Summary Table](#).

**Table 46. DES\_CAP1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	FREEZE_DES_CAP FREEZE_DES_CAP_P1	R/W	0h	If PORT1_SEL is set, this register indicates Port1 Capabilities Freeze Deserializer Capabilities Prevent auto-loading of the Deserializer Capabilities by the Bidirectional Control Channel. The Capabilities will be frozen at the values written in registers 0x20 and 0x21.
6	HSCC_MODE_0 _HSCC_MODE_P1_0	R/W	0h	High-Speed Control Channel bit 0 Lowest bit of the 3-bit HSCC indication. The other 2 bits are contained in Deserializer Capabilities 2. This field is automatically configured by the Bidirectional Control Channel once RX Lock has been detected. Software may overwrite this value, but must also set the FREEZE DES CAP bit to prevent overwriting by the Bidirectional Control Channel.
5	RESERVED	R	0h	Reserved
4	RESERVED	R	0h	Reserved
3	DUAL_LINK_CAP DUAL_LINK_CAP_P1	R/W	0h	Dual link Capabilities Indicates if the Deserializer is capable of dual link operation. This field is automatically configured by the Bidirectional Control Channel once RX Lock has been detected. Software may overwrite this value, but must also set the FREEZE DES CAP bit to prevent overwriting by the Bidirectional Control Channel.

**Table 46. DES\_CAP1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	DUAL_CHANNEL DUAL_CHANNEL_P1	R/W	0h	Dual Channel 0/1 Indication In a dual-link capable device, indicates if this is the primary or secondary channel. 0: Primary channel (channel 0) 1: Secondary channel (channel 1) This field is automatically configured by the Bidirectional Control Channel once RX Lock has been detected. Software may overwrite this value, but must also set the FREEZE DES CAP bit to prevent overwriting by the Bidirectional Control Channel.
1	VID_24B_HD_AUD VID_24B_HD_AUD_P1	R/W	0h	Deserializer supports 24-bit video concurrently with HD audio This field is automatically configured by the Bidirectional Control Channel once RX Lock has been detected. Software may overwrite this value, but must also set the FREEZE DES CAP bit to prevent overwriting by the Bidirectional Control Channel.
0	DES_CAP_FC_GPIO DES_CAP_FC_GPIO_P1	R/W	0h	Deserializer supports GPIO in the Forward Channel Frame This field is automatically configured by the Bidirectional Control Channel once RX Lock has been detected. Software may overwrite this value, but must also set the FREEZE DES CAP bit to prevent overwriting by the Bidirectional Control Channel.

#### 8.6.1.33 DES\_CAP2 Register (Address = 21h) [reset = 0h]

DES\_CAP2 is described in [Table 47](#).

FPD-Link III TX port-specific register. The FPD-Link III Port Select register 0x1E configures which unique TX port registers can be accessed by I2C read and write commands.

Return to [Summary Table](#).

**Table 47. DES\_CAP2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3	FC_BCC_CRC6	R/W	0h	Enable enhanced CRC and start sequence
2	RGB_CHKSUM_ERR	R	0h	RGB Checksum Error Detected: If RGB Checksum is enabled through the HDCP Transmitter HDCP_DBG register, this bit will indicate if a checksum error is detected.
1-0	HSCC_MODE_2:1 HSCC_MODE_P1_2:1	R/W	0h	High-Speed Control Channel bit 0 Upper bits of the 3-bit HSCC indication. The lowest bit is contained in Deserializer Capabilities 1. 000: Normal back channel frame, GPIO mode 001: High Speed GPIO mode, 1 GPIO 010: High Speed GPIO mode, 2 GPIOs 011: High Speed GPIO mode: 4 GPIOs 100: Reserved 101: Reserved 110: High Speed, Forward Channel SPI mode 111: High Speed, Reverse Channel SPI mode In Single Link devices, only Normal back channel frame modes are supported.

#### 8.6.1.34 LINK\_DET\_CTL Register (Address = 26h) [reset = 0h]

LINK\_DET\_CTL is described in [Table 48](#).

Return to [Summary Table](#).

**Table 48. LINK\_DET\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-3	RESERVED	R	0h	Reserved

**Table 48. LINK\_DET\_CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	LINK_DETECT_TIMER	R/W	0h	Bidirectional Control Channel Link Detect Timer This field configures the link detection timeout period. If the timer expires without valid communication over the reverse channel, link detect will be deasserted. 000: 162 ms 001: 325 ms 010: 650 ms 011: 1.3 ms 100: 10.25 $\mu$ s 101: 20.5 $\mu$ s 110: 41 $\mu$ s 111: 82 $\mu$ s

**8.6.1.35 MAILBOX\_2E Register (Address = 2Eh) [reset = A5h]**

MAILBOX\_2E is described in [Table 49](#).

Return to [Summary Table](#).

**Table 49. MAILBOX\_2E Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	MAILBOX_2E	R/W	A5h	Mailbox Register This register is an unused read/write register that can be used for any purpose.

**8.6.1.36 MAILBOX\_2F Register (Address = 2Fh) [reset = 5Ah]**

MAILBOX\_2F is described in [Table 50](#).

Return to [Summary Table](#).

**Table 50. MAILBOX\_2F Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	MAILBOX_2F	R/W	5Ah	Mailbox Register This register is an unused read/write register that can be used for any purpose.

**8.6.1.37 REM\_INTB\_CTRL Register (Address = 30h) [reset = 0h]**

REM\_INTB\_CTRL is described in [Table 51](#).

Return to [Summary Table](#).

**Table 51. REM\_INTB\_CTRL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved

**Table 51. REM\_INTB\_CTRL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3-0	REM_INTB_MODE	R/W	0h	<p>Allows choosing different pins to output the remote interrupt. If multiple links are available (not in Dual FPD-Link III operation), the REM_INTB is typically a combined interrupt from both ports. See selection 0001 below for the exception that allows independent remote interrupts from both ports.</p> <p>Determines the pin that the Remote Interrupt will output on:</p> <p>0000: NOT ENABLED  0001: REM_INTB indicates port 0 remote interrupt, INTB indicates port 1 remote interrupt  001x,01xx Reserved  1000:GPIO0  1001:GPIO1  1010:GPIO2  1011:GPIO3  1100:D_GPIO0  1101:D_GPIO1  1110:D_GPIO2  1111:D_GPIO3</p>

#### 8.6.1.38 IMG\_LINE\_SIZE0 Register (Address = 32h) [reset = 0h]

IMG\_LINE\_SIZE0 is described in [Table 52](#).

Return to [Summary Table](#).

**Table 52. IMG\_LINE\_SIZE0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	IMG_LINE_SIZE_7:0	R/W	0h	<p>Dual Image Line Size Register 0</p> <p>Dual Image line size (bits 7:0)</p> <p>For processing Left/Right or Alternate Pixel 3D pixel format images for splitting, this parameter provides the line size for the equivalent 2D image in pixels. For the default setting, a 2D image with 1280 pixels per line would have a combined Left/Right format image of 2560 pixels. The default is set to 1280 pixels (0x500). This parameter is also used as the 2D image line size in pixels for the Dual-DSI Left/Right mode. The Dual Image Line Size should be programmed to a maximum value of 4096 pixels.</p>

#### 8.6.1.39 IMG\_LINE\_SIZE1 Register (Address = 33h) [reset = 5h]

IMG\_LINE\_SIZE1 is described in [Table 53](#).

Return to [Summary Table](#).

**Table 53. IMG\_LINE\_SIZE1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4-0	IMG_LINE_SIZE_12:8	R/W	5h	<p>Dual Image line size (bits 12:8)</p> <p>For processing Left/Right or Alternate Pixel 3D pixel format images for splitting, this parameter provides the line size for the equivalent 2D image in pixels. For the default setting, a 2D image with 1280 pixels per line would have a combined Left/Right format image of 2560 pixels. The default is set to 1280 pixels (0x500).</p> <p>This parameter is also used as the 2D image line size in pixels for the Dual-DSI Left/Right mode.</p> <p>The Dual Image Line Size should be programmed to a maximum value of 4096 pixels.</p>

### 8.6.1.40 IMG\_DELAY0\_IMG\_DELAY0\_P1 Register (Address = 34h) [reset = Ch]

IMG\_DELAY0\_IMG\_DELAY0\_P1 is described in [Table 54](#).

Return to [Summary Table](#).

**Table 54. IMG\_DELAY0\_IMG\_DELAY0\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	IMG_DELAY_7:0 IMG_DELAY_P1_7:0	R/W	Ch	<p>Dual Image Delay Register 0</p> <p>In Splitter or Independent 2:2 modes, this controls the selected FPD-Link III port.</p> <p>Dual Image Delay (bits 7:0)</p> <p>For processing Left/Right or Alternate Pixel 3D format images for splitting, this parameter provides a delay for buffering data prior to generation of 2D image data in alternating pixel format or for splitting images.</p> <p>For Left/Right 3D images, this parameter is typically set to a value of 12 pixels (0x00C).</p> <p>For splitting Alternate Pixel 3D format images, this parameter will typically be set to a value of 12 pixels (0x00C) if the IMG_HSYNC_CTL registers are used to set HSYNC timing. If the IMG_HSYNC_CTL registers are not used to set HSYNC timing, this value should be set to the Horizontal Sync period plus the Horizontal Back Porch period in pixels. Depending on cropping options, this value may need to be modified to ensure proper operation.</p> <p>The Dual Image Delay should be programmed to a maximum value of 4096 pixels.</p>

### 8.6.1.41 IMG\_DELAY1\_IMG\_DELAY\_P1 Register (Address = 35h) [reset = 0h]

IMG\_DELAY1\_IMG\_DELAY\_P1 is described in [Table 55](#).

Return to [Summary Table](#).

**Table 55. IMG\_DELAY1\_IMG\_DELAY\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4-0	IMG_DELAY_12:8 IMG_DELAY_P1_12:8	R/W	0h	<p>Dual Image Delay (bits 12:8)</p> <p>For processing Left/Right or Alternate Pixel 3D format images for splitting, this parameter provides a delay for buffering data prior to generation of Left/Right data in alternating pixel format or for splitting images. For Left/Right 3D images, this parameter is typically set to a value of 12 pixels (0x00C).</p> <p>For splitting Alternate Pixel 3D format images, this parameter will typically be set to a value of 12 pixels (0x00C) if the IMG_HSYNC_CTL registers are used to set HSYNC timing. If the IMG_HSYNC_CTL registers are not used to set HSYNC timing, this value should be set to the Horizontal Sync period plus the Horizontal Back Porch period in pixels. Depending on cropping options, this value may need to be modified to ensure proper operation.</p> <p>The Dual Image Delay should be programmed to a maximum value of 4096 pixels.</p>



#### 8.6.1.42 CROP\_START\_X0\_CROP\_START\_X0\_P1 Register (Address = 36h) [reset = 0h]

CROP\_START\_X0\_CROP\_START\_X0\_P1 is described in [Table 56](#).

Return to [Summary Table](#).

**Table 56. CROP\_START\_X0\_CROP\_START\_X0\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	CROP_START_X_7:0 CROP_START_X_P1_7:0	R/W	0h	Crop Start X0 Register In Splitter or Independent 2:2 modes, this controls the selected FPD-Link III port. Image Cropping Start X position (bits 7:0) The Image Cropping Start X position indicates the horizontal starting position for the portion of the video line to forward. Pixels prior to the start X position will not be forwarded, replaced with blank (DE will be de-asserted). Pixel positions range from 0 to N-1 where N is the line length in pixels.

#### 8.6.1.43 CROP\_START\_X1\_CROP\_START\_X1\_P1 Register (Address = 37h) [reset = 0h]

CROP\_START\_X1\_CROP\_START\_X1\_P1 is described in [Table 57](#).

Return to [Summary Table](#).

**Table 57. CROP\_START\_X1\_CROP\_START\_X1\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	CROP_ENABLE CROP_ENABLE_P1	R/W	0h	Crop Start X1 Register In Splitter or Independent 2:2 modes, this controls the selected FPD-Link III port. Enable Video Cropping: Setting this bit to a 1 will enabling cropping of video for the selected port. Cropping is controlled by setting the X,Y start and stop positions using the CROP_START_X/Y and CROP_STOP_X/Y registers.
6-5	RESERVED	R	0h	Reserved
4-0	CROP_START_X_12:8 CROP_START_X_P1_12:8	R/W	0h	Image Cropping Start X position (bits 12:8) In Splitter or Independent 2:2 modes, this controls the selected FPD-Link III port. The Image Cropping Start X position indicates the horizontal starting position for the portion of the video line to forward. Pixels prior to the start X position will not be forwarded, replaced with blank (DE will be de-asserted). Pixel positions range from 0 to N-1 where N is the line length in pixels.

#### 8.6.1.44 CROP\_STOP\_X0\_CROP\_STOP\_X0\_P1 Register (Address = 38h) [reset = 0h]

CROP\_STOP\_X0\_CROP\_STOP\_X0\_P1 is described in [Table 58](#).

Return to [Summary Table](#).

**Table 58. CROP\_STOP\_X0\_CROP\_STOP\_X0\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	CROP_STOP_X_7:0 CROP_STOP_X_P1_7:0	R/W	0h	Image Cropping Stop X position (bits 7:0) In Splitter or Independent 2:2 modes, this controls the selected FPD-Link III port. The Image Cropping Stop X position indicates the position of the last pixel to be forwarded when cropping is enabled. Pixels following the Stop X position will not be forwarded, replaced with blank (DE will be de-asserted). Pixel positions range from 0 to N-1 where N is the line length in pixels.

### 8.6.1.45 CROP\_STOP\_X1\_CROP\_STOP\_X1\_P1 Register (Address = 39h) [reset = 0h]

CROP\_STOP\_X1\_CROP\_STOP\_X1\_P1 is described in [Table 59](#).

Return to [Summary Table](#).

**Table 59. CROP\_STOP\_X1\_CROP\_STOP\_X1\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4-0	CROP_STOP_X_12:8 CROP_STOP_X_P1_12:8	R/W	0h	Image Cropping Stop X position (bits 12:8) In Splitter or Independent 2:2 modes, this controls the selected FPD-Link III port. The Image Cropping Stop X position indicates the position of the last pixel to be forwarded when cropping is enabled. Pixels following the Stop X position will not be forwarded, replaced with blank (DE will be de-asserted). Pixel positions range from 0 to N-1 where N is the line length in pixels.

### 8.6.1.46 CROP\_START\_Y0\_CROP\_START\_Y0\_P1 Register (Address = 3Ah) [reset = 0h]

CROP\_START\_Y0\_CROP\_START\_Y0\_P1 is described in [Table 60](#).

Return to [Summary Table](#).

**Table 60. CROP\_START\_Y0\_CROP\_START\_Y0\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	CROP_START_Y_7:0 CROP_START_Y_P1_7:0	R/W	0h	Crop Start Y0 Register In Splitter or Independent 2:2 modes, this controls the selected FPD-Link III port. Image Cropping Start Y position (bits 7:0) The Image Cropping Start Y position indicates the first video line to be forwarded when cropping is enabled. Pixels prior to the Start Y position will not be forwarded, replaced with blank lines (DE will be de-asserted). Line positions range from 0 to N-1 where N is the number of lines in the frame. In Splitter or Independent 2:2 modes, this controls the selected FPD-Link III port.

### 8.6.1.47 CROP\_START\_Y1\_CROP\_START\_Y1\_P1 Register (Address = 3Bh) [reset = 0h]

CROP\_START\_Y1\_CROP\_START\_Y1\_P1 is described in [Table 61](#).

Return to [Summary Table](#).

**Table 61. CROP\_START\_Y1\_CROP\_START\_Y1\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4-0	CROP_START_Y_12:8 CROP_START_Y_P1_12:8	R/W	0h	Image Cropping Start Y position (bits 12:8) In Splitter or Independent 2:2 modes, this controls the selected FPD-Link III port. The Image Cropping Start Y position indicates the first video line to be forwarded when cropping is enabled. Video lines following the Start Y position will not be forwarded, replaced with blank lines (DE will be de-asserted). Line positions range from 0 to N-1 where N is the number of lines in the frame.

#### 8.6.1.48 CROP\_STOP\_Y0\_CROP\_STOP\_Y0\_P1 Register (Address = 3Ch) [reset = 0h]

CROP\_STOP\_Y0\_CROP\_STOP\_Y0\_P1 is described in [Table 62](#).

Return to [Summary Table](#).

**Table 62. CROP\_STOP\_Y0\_CROP\_STOP\_Y0\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	CROP_STOP_Y_7:0 CROP_STOP_Y_P1_7:0	R/W	0h	Crop Stop Y0 Register In Splitter or Independent 2:2 modes, this controls the selected FPD-Link III port. Image Cropping Stop Y position (bits 7:0) The Image Cropping Stop Y position indicates the last video line to be forwarded when cropping is enabled. Video lines following the Stop Y position will not be forwarded, replaced with blank lines (DE will be de-asserted). Line positions range from 0 to N-1 where N is the number of lines in the frame.

#### 8.6.1.49 CROP\_STOP\_Y1\_CROP\_STOP\_Y1\_P1 Register (Address = 3Dh) [reset = 0h]

CROP\_STOP\_Y1\_CROP\_STOP\_Y1\_P1 is described in [Table 63](#).

Return to [Summary Table](#).

**Table 63. CROP\_STOP\_Y1\_CROP\_STOP\_Y1\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4-0	CROP_STOP_Y_12:8 CROP_STOP_Y_P1_12:8	R/W	0h	Image Cropping Stop Y position (bits 12:8) In Splitter or Independent 2:2 modes, this controls the selected FPD-Link III port. The Image Cropping Stop Y position indicates the last video line to be forwarded when cropping is enabled. Video lines following the Stop Y position will not be forwarded, replaced with blank lines (DE will be de-asserted). Line positions range from 0 to N-1 where N is the number of lines in the frame.

#### 8.6.1.50 SPLIT\_CLK\_CTL0\_SPLIT\_CLK\_CTL0\_P1 Register (Address = 3Eh) [reset = 81h]

SPLIT\_CLK\_CTL0\_SPLIT\_CLK\_CTL0\_P1 is described in [Table 64](#).

Return to [Summary Table](#).

**Table 64. SPLIT\_CLK\_CTL0\_SPLIT\_CLK\_CTL0\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	SPLIT_CLK_DIV_EN SPLIT_CLK_DIV_EN_P1	R/W	1h	Splitter Mode Clock Control Register 0 This controls the selected FPD-Link III port. Splitter mode clock divider enable This register enables the splitter mode clock divider. In splitter mode, if this register is set to 0, the pixel clock for splitter operation is disabled. The divider should be disabled prior to changing the Splitter Divider settings, SPLIT_CLK_SEL, SPLIT_CLK_DIV_M, and SPLIT_CLK_DIV_N. In addition, changes to divider settings should only be done when the DSI input is disabled to ensure proper mode transition. These values are ignored if Splitter mode is disabled. This controls the selected FPD-Link III port.
6-5	SPLIT_CLK_SEL	R/W	0h	Splitter mode clock select This register selects the clock source for the FPD-Link III transmit side of the splitter operation for the selected port. 00 : Input pixel clock divided by 2 (default) 01 : M/N divider from the DPHY input clock 10 : M/N divider from the external clock on the REFCLK0 pin 11 : M/N divider from the external clock on the REFCLK1 pin

**Table 64. SPLIT\_CLK\_CTL0\_SPLIT\_CLK\_CTL0\_P1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4-0	SPLIT_CLK_DIV_M SPLIT_CLK_DIV_M_P1	R/W	1h	<p>Splitter mode clock divider M value</p> <p>This register controls the M setting for the M/N divider used to generate the splitter mode pixel clock from the selected input clock. The default settings for M/N provide a 1/2 clock frequency normally required for splitting symmetric video.</p> <p>These values are ignored if Splitter mode is disabled. This controls the selected FPD-Link III port.</p>

#### 8.6.1.51 SPLIT\_CLK\_CTL1\_SPLIT\_CLK\_CTL1\_P1 Register (Address = 3Fh) [reset = 2h]

SPLIT\_CLK\_CTL1\_SPLIT\_CLK\_CTL1\_P1 is described in [Table 65](#).

Return to [Summary Table](#).

**Table 65. SPLIT\_CLK\_CTL1\_SPLIT\_CLK\_CTL1\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	SPLIT_CLK_DIV_N SPLIT_CLK_DIV_N_P1	R/W	2h	<p>Splitter Mode Clock Control Register 1</p> <p>This controls the selected FPD-Link III port.</p> <p>Splitter mode clock divider N value</p> <p>This register controls the N setting for the M/N divider used to generate the splitter mode pixel clock from the selected input clock. The default settings for M/N provide a 1/2 clock frequency normally required for splitting symmetric video.</p> <p>These values are ignored if Splitter mode is disabled. This controls the selected FPD-Link III port.</p>

#### 8.6.1.52 IND\_ACC\_CTL Register (Address = 40h) [reset = 0h]

IND\_ACC\_CTL is described in [Table 66](#).

Return to [Summary Table](#).

**Table 66. IND\_ACC\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4-2	IND_ACC_SEL	R/W	0h	<p>Indirect Access Register Select:</p> <p>Selects target page for register access</p> <p>000 : Disabled</p> <p>001 : DSI/D-PHY Port 0 Digital Registers</p> <p>010 : DSI/D-PHY Port 1 Digital Registers</p> <p>011 : Reserved</p> <p>100 : Reserved</p> <p>101 : Reserved</p> <p>110 : Reserved</p> <p>111 :Reserved</p>
1	IND_ACC_AUTO_INC	R/W	0h	<p>Indirect Access Auto Increment:</p> <p>Enables auto-increment mode. Upon completion of a read or write, the register address will automatically be incremented by 1. For auto-increment on reads, the IND_ACC_READ bit should also be set.</p>

**Table 66. IND\_ACC\_CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	IND_ACC_READ	R/W	0h	Indirect Access Register Read: Typically, this bit should be set to 1 when reading indirect access registers. It should be set to 0 when writing to indirect access registers. For access to page 1 registers (DSI/D-PHY digital registers), setting this bit allows Clear-on-read of status registers. If this bit is set to 0, the status registers may be read, but will not be cleared on read. For access to analog registers that require prefetch, setting this allows generation of a read strobe to the analog block upon setting of the IND_ACC_ADDR register. In auto-increment mode, read strobes will also be asserted following a read of the IND_ACC_DATA register.

#### 8.6.1.53 IND\_ACC\_ADDR Register (Address = 41h) [reset = 0h]

IND\_ACC\_ADDR is described in [Table 67](#).

Return to [Summary Table](#).

**Table 67. IND\_ACC\_ADDR Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	IND_ACC_ADDR	R/W	0h	Indirect Access Register Offset: This register contains the 8-bit register offset for the indirect access.

#### 8.6.1.54 IND\_ACC\_DATA Register (Address = 42h) [reset = 0h]

IND\_ACC\_DATA is described in [Table 68](#).

Return to [Summary Table](#).

**Table 68. IND\_ACC\_DATA Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	IND_ACC_DATA	R/W	0h	Indirect Access Register Data: Writing this register will cause an indirect write of the IND_ACC_DATA value to the selected analog block register. Reading this register will return the value of the selected analog block register

#### 8.6.1.55 BRIDGE\_CTL Register (Address = 4Fh) [reset = Strap]

BRIDGE\_CTL is described in [Table 69](#).

Return to [Summary Table](#).

**Table 69. BRIDGE\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	DSI_CONTINUOUS_CLK DSI_CONTINUOUS_CLK_P1	R/W	Strap	DSI Continuous Clock Mode This bit controls handling of the DSI Clock lane. If in continuous clock mode, the DSI logic will assume the clock input is always in HS Mode and will bypass initialization requirements for the clock lane. In Independent 2:2 mode, this controls the selected FPD-Link III port. DSI_CONTINUOUS_CLK is initially loaded from the MODE_SEL1 strap options.
6	DUAL_DSI_EN	R/W	0h	Dual DSI input mode: Determines operating mode of dual DSI Receive interface 1: Dual-DSI mode 0: Single-DSI mode This bit should be set to 0 for Independent 2:2 mode

**Table 69. BRIDGE\_CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
5	DSI_PORT_SEL	R/W	0h	DSI Receive input select In Single DSI mode, this control selects the active input DSI Port. 0 : Select DSI Input port 0 1 : Select DSI Input port 1 In Independent 2:2 mode, setting this bit to 1 will swap the DSI ports such that DSI port 0 will map to FPD-Link III port 1 and DSI port 1 will map to FPD-Link III port 0. If DUAL_DSI_EN is set to 1, DSI_PORT_SEL should be set to 0.
4	ALT_LINES_3D	R/W	0h	Enable Alternate Lines 3D mode If set to a 1, the video input is handled as two images based on an alternating line format. The device will merge the images into a single image with an alternating pixel format that can then be split into two images either at the FPD-Link III transmit outputs or at a downstream device. To split the images at the FPD-Link III transmit ports, it is necessary to set the FPD3_TX_MODE in the DUAL_CTL1 register to the Forced Splitter Mode.
3-2	DSI_LANES DSI_LANES_P1	R/W/S	Strap	DSI Lane Selection Indicates number of DSI Lanes that are active. 00 : 1 Lane (DSI Lane 0) 01 : 2 Lanes 10 : 3 Lanes 11 : 4 Lanes DSI_LANES is initially loaded from the MODE_SEL0 pin strap options. To avoid video errors, the DSI_LANES field should only be changed when the DSI input is inactive. In Independent 2:2 mode, this controls the selected FPD-Link III port.
1	CFG_INIT	R/W	0h	Initialize Configuration from Non-Volatile Memory: Causes a reload of the configuration data from the non-volatile memory. In addition, strap options will be restored to their initial strapped value. This bit will be cleared when the initialization is complete.
0	RESERVED	R	0h	Reserved

#### 8.6.1.56 BRIDGE\_STS Register (Address = 50h) [reset = 2h]

BRIDGE\_STS is described in [Table 70](#).

Return to [Summary Table](#).

**Table 70. BRIDGE\_STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	HDCCP_INT	R	0h	HDCCP Interrupt Status: Indicates an HDCCP Transmitter Interrupt is pending. HDCCP Transmit interrupts are serviced through the HDCCP Interrupt Control and Status registers.
4	INIT_DONE	R	0h	Initialization Done: Initialization sequence has completed. This step will complete after configuration complete (CFG_DONE)
3	RESERVED	R	0h	Reserved
2	CFG_DONE	R	0h	Configuration Complete: Indicates automatic configuration has completed. This step will complete prior to initialization complete (INIT_DONE).
1	CFG_CKSUM	R	1h	Configuration checksum status: Indicates result of Configuration checksum during initialization. The device verifies the 2's complement checksum in the last 128 bytes of the NVM. A value of 1 indicates the checksum passed.

**Table 70. BRIDGE\_STS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RESERVED	R	0h	Reserved

#### 8.6.1.57 BRIDGE\_CFG Register (Address = 54h) [reset = 2h]

BRIDGE\_CFG is described in [Table 71](#).

Return to [Summary Table](#).

**Table 71. BRIDGE\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0h	Reserved
5-4	DSI_BYTES_PER_PIXEL DSI_BYTES_PER_PIXEL_P1	R/W	0h	Number of DSI Bytes Per Pixel: For Continuous Clock Mode, selects the number of DSI bytes per pixel for the desired DSI Data Type 00: 3 bytes/pixel (RGB888, RGB666 loosely packed, 20b YCbCr 4:2:2, 24b YCbCr 4:2:2, 12b YCbCr 4:2:0, Compressed) 01: 2.25 bytes/pixel (RGB666 packed) 10: 2 bytes/pixel (RGB565, 16b YCbCr 4:2:2) 11: Reserved Notes: All RGB formats are converted to RGB888. YCbCr and Compressed formats are passed through unconverted. In Independent 2:2 mode, this controls the selected port.
3	RESERVED	R	0h	Reserved
2	AUDIO_TDM	R/W	0h	Enable TDM Audio: Setting this bit to a 1 will enable TDM audio for the I2S audio. Parallel I2S data on the I2S pins will be serialized onto a single I2S_DA signal for sending over the serial link.
1	AUDIO_MODE	R/W	1h	Audio Mode: Selects source for audio to be sent over the FPD-Link III downstream link. 0: Disabled 1: I2S audio from I2S pins
0	AUX_AUDIO_EN	R/W	0h	AUX Audio Channel Enable: Setting this bit to a 1 will enable the AUX audio channel. This allows sending additional 2-channel audio in addition to the I2S audio.

#### 8.6.1.58 AUDIO\_CFG Register (Address = 55h) [reset = Strap]

AUDIO\_CFG is described in [Table 72](#).

Return to [Summary Table](#).

**Table 72. AUDIO\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	TDM_2_PARALLEL	R/W	0h	Enable TDM to parallel I2S audio conversion: When this bit is set, the TDM to parallel I2S conversion is enabled. TDM audio data on the I2S_DA pin will be split onto four I2S data signals.
6	RESERVED	R	0h	Reserved
5	SWC_EDGE	R/W	0h	Secondary WC edge sampling: Setting this bit to a 1 will change the sampling edge for the secondary WC from the posedge of the I2S_CLK to the negedge. 1: Sample word clock on the negedge of the I2S_CLK 0: Sample word clock on the posedge of the I2S_CLK

**Table 72. AUDIO\_CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	SPLIT_AUDIO	R/W/S	Strap	<p>Split Audio across ports</p> <p>When the FPD-Link III Transmit is in Replicate or Splitter mode, setting this bit will split the I2S audio across the two ports. This bit will have no effect in Single or Dual FPD-Link III Transmit modes</p> <p>0 : Audio signals will be mapped to both ports (up to 8 channel audio)</p> <p>1 : Split audio: Port 0 gets I2S_DA/I2S_DB, Port 1 gets I2S_DC/I2S_DD signals</p> <p>The SPLIT_AUDIO control is strapped from the MODE_SEL0 pin at power-up. If Splitter Mode is strapped, SPLIT_AUDIO will be set to 1.</p>
3-0	RESERVED	R	0h	Reserved

#### 8.6.1.59 BRIDGE\_CFG2 Register (Address = 56h) [reset = Strap]

BRIDGE\_CFG2 is described in [Table 73](#).

Return to [Summary Table](#).

**Table 73. BRIDGE\_CFG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	LEFT_RIGHT_3D	R/W	0h	<p>Enable Left/Right 3D processing:</p> <p>Setting this bit to a 1 enables conversion of a Left/Right (side-by-side) 3D image into an alternating pixel image. This conversion allows splitting of the 3D image at the serializer FPD-Link III output or at a downstream deserializer. In addition to setting this bit, software should also set the IMG_LINE_SIZE and IMG_DELAY parameters.</p>
6	DUAL_DSI_LR_EN	R/W	0h	<p>Dual-DSI Left/Right format enable:</p> <p>Setting this bit to a 1 enables the serializer to arrange the Dual-DSI input into a single frame with Left/Right (side-by-side) format. The left image is received from DSI port 0 while the right image is received on DSI port 1.</p> <p>This mode also requires setting the DUAL_DSI_EN control in the BRIDGE_CTL register.</p>
5-2	RESERVED	R	0h	Reserved
1-0	BRIDGE_CLK_MODE BRIDGE_CLK_MODE_P1	R/W/S	Strap	<p>Bridge Clocking Mode</p> <p>00: DSI Reference Clock Mode. The FPD-Link III transmitter will be synchronous to the DSI clock. In this mode, the DSI clock must be continuous and BRIDGE_CTL:DSI_CONTINUOUS_CLK must be set.</p> <p>01: External Reference Clock Mode. The FPD-Link III transmitter is sourced from an external pixel clock present on the REFCLK0 pin. The DSI clock may be continuous or discontinuous.</p> <p>10: Internal Reference Clock Mode. The FPD-Link III transmitter is sourced from an internal pixel clock generated from the always-on clock. The DSI clock may be continuous or discontinuous.</p> <p>11: External Reference Clock Mode for Independent 2:2 Mode. The FPD-Link III Port0 transmitter is sourced from an external pixel clock present on the REFCLK0 pin while the Port1 transmitter is sourced from an external pixel clock present on the REFCLK1 pin. The DSI clock may be continuous or non-continuous. This option is only available when in Independent 2:2 mode.</p> <p>In Independent 2:2 mode, this controls the selected FPD-Link III port. If device is strapped for continuous clock mode on MODE_SEL1, BRIDGE_CLK_MODE will be set to 00. If device is strapped for Discontinuous clock mode, BRIDGE_CLK_MODE will be set to 01.</p>



### 8.6.1.60 TDM\_CONFIG Register (Address = 57h) [reset = Ah]

TDM\_CONFIG is described in [Table 74](#).

Return to [Summary Table](#).

**Table 74. TDM\_CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3	TDM_FS_MODE	R/W	1h	TDM Frame Sync Mode: Sets active level for the Frame Sync for the TDM audio. The Frame Sync signal provides an active pulse to indicate the first sample data on the TDM data signal. 0 : Active high Frame Sync 1 : Active low Frame Sync (similar to I2S word select) This bit is used for both the output of the I2S to TDM conversion and the input of the TDM to I2S conversion.
2	TDM_DELAY	R/W	0h	TDM Data Delay: Controls data delay for TDM audio samples from the active Frame Sync edge. 0 : Data is not delayed from Frame Sync (data is left justified) 1 : Data is delayed 1 bit from Frame Sync This bit is used for both the output of the I2S to TDM conversion and the input of the TDM to I2S conversion.
1-0	TDM_FS_WIDTH	R/W	2h	TDM Frame Sync Width: Indicates width of TDM Frame Sync pulse for I2S to TDM conversion 00 : FS is 50/50 duty cycle 01 : FS is one slot/channel wide 1x : FS is 1 clock pulse wide

### 8.6.1.61 VIDEO\_3D\_STS Register (Address = 58h) [reset = 0h]

VIDEO\_3D\_STS is described in [Table 75](#).

Return to [Summary Table](#).

**Table 75. VIDEO\_3D\_STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-3	RESERVED	R	0h	Reserved
2	LINE_OV_ERR	R/COR	0h	Line Buffer Overflow: When set to a 1, an error has been detected in the 3D video Line buffers due to receiving a video line that was too long for the buffer. For Alternate Line 3D mode, this flag will be set if a video line contains 4096 or more pixels. For Left/Right 3D, or Alternate Pixel 3D modes, this flag will be set if a video line contains 8192 or more pixels. This flag will be cleared on read.
1	LINE_VID_ERR	R/COR	0h	Line Video Error: When set to a 1, an error has been detected in the 3D video processing likely due to invalid line length or blanking intervals. This flag will be cleared on read.
0	LINE_MISMATCH	R/COR	0h	Line Mismatch Error Alternate Line 3D mode: When set to a 1, odd/even video line length mismatch has been detected. This will occur if the odd and even lines of video are not the same length. This flag will be cleared on read. Left/Right 3D mode: When set to a 1, a line length error has been detected. This will occur if the received video line is not twice the IMG_LINE_SIZE value. If the received line length is less than IMG_LINE_SIZE, an error may not be detected. This flag will be cleared on read. If the image is cropped in the horizontal dimension, this error flag may not be accurate.

### 8.6.1.62 DUAL\_DSI\_CTL\_STS Register (Address = 59h) [reset = 0h]

DUAL\_DSI\_CTL\_STS is described in [Table 76](#).

Return to [Summary Table](#).

**Table 76. DUAL\_DSI\_CTL\_STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	DSI1_DELAY	R/W	0h	DSI Port 1 input delay The DSI Port 1 input can be delayed by up to 3 pixel clocks prior to merging dual DSI video data. This can be done for diagnostic purposes or to compensate for known skew between DSI ports.
5-4	DSI0_DELAY	R/W	0h	DSI Port 0 input delay The DSI Port 0 input can be delayed by up to 3 pixel clocks prior to merging dual DSI video data. This can be done for diagnostic purposes or to compensate for known skew between DSI ports.
3	DUAL_DSI_OK	R	0h	Dual DSI Status This register indicates if both DSI lanes are active and the skew is within a measurable range.
2	DSI_SKEW_NEG	R	0h	Dual Skew Negative indication In Dual DSI mode, this bit indicates if the skew between DSI Ports is positive or negative 0 : DSI Port 0 leads DSI Port 1 (or skew is 0) 1 : DSI Port 1 leads DSI Port 1
1-0	DSI_SKEW_MAG	R	0h	Dual DSI Skew Magnitude This register indicates the magnitude of detected skew between DSI ports in pixel clocks.

### 8.6.1.63 DUAL\_STS\_DUAL\_STS\_P1 Register (Address = 5Ah) [reset = 0h]

DUAL\_STS\_DUAL\_STS\_P1 is described in [Table 77](#).

Return to [Summary Table](#).

**Table 77. DUAL\_STS\_DUAL\_STS\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	FPD3_LINK_RDY FPD3_LINK_RDY_P1	R	0h	FPD-Link III Link Ready status for selected port: This bit indicates that the FPD-Link III link has detected a valid downstream connection and determined capabilities for the downstream link. In Independent 2:2 mode, this shows status for the selected FPD-Link III port.
6	FPD3_TX_STS FPD3_TX_STS_P1	R	0h	FPD-Link III Transmit status for selected port: This bit indicates that the FPD-Link III Transmitter is active and the receiver is locked to the transmit clock. It is only asserted once a valid input has been detected, and the FPD-Link III Transmit connection has entered the correct mode (that is, Single vs Dual mode). In Independent 2:2 mode, this shows status for the selected FPD-Link III port.
5-4	FPD3_PORT_STS	R	0h	FPD-Link III Port Status for selected port: If FPD3_TX_STS is set to a 1, this field indicates the port mode status as follows: 00: Dual FPD-Link III Transmitter mode 01: Single FPD-Link III Transmit on port 0 10: Single FPD-Link III Transmit on port 1 11: FPD-Link III Transmit on both ports (Independent 2:2, Replicate, or Splitter mode)
3	DSI_CLK_DET DSI_CLK_DET_P1	R	0h	DSI Clock Detect for selected port: DSI Clock Detect indication from the DSI PLL controller. In Independent 2:2 mode, this shows status for the selected FPD-Link III port.

**Table 77. DUAL\_STS\_DUAL\_STS\_P1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	DSI_PLL_LOCK DSI_PLL_LOCK_P1	R	0h	DSI PLL lock status for selected port: Indicates the DSI PLL has locked to the incoming DSI clock. In Independent 2:2 mode, this shows status for the selected FPD-Link III port.
1	NO_DSI_CLK NO_DSI_CLK_P1	R	0h	No DSI Clock Detected for selected port: This bit indicates the Frequency Detect circuit did not detect a DSI clock greater than the value specified in the FREQ_LOW register. In Independent 2:2 mode, this shows status for the selected FPD-Link III port.
0	FREQ_STABLE FREQ_STABLE_P1	R	0h	DSI Frequency is Stable: Indicates the Frequency Detection circuit has detected a stable DSI clock frequency. In Independent 2:2 mode, this shows status for the selected FPD-Link III port.

#### 8.6.1.64 DUAL\_CTL1 Register (Address = 5Bh) [reset = Strap]

DUAL\_CTL1 is described in [Table 78](#).

Return to [Summary Table](#).

**Table 78. DUAL\_CTL1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	FPD3_COAX_MODE	R/W	Strap	FPD-Link III Coax Mode: Enables configuration for the FPD-Link III Interface cabling type 0 : Twisted Pair 1 : Coax This bit is loaded from the MODE_SEL1 pin at power-up.
6	DUAL_SWAP	R/W	0h	Dual Swap Control: Indicates current status of the Dual Swap control. If automatic correction of Dual Swap is disabled through the DISABLE_DUAL_SWAP control, this bit may be modified by software.
5	RST_PLL_FREQ	R/W	0h	Reset FPD-Link III PLL on Frequency Change: When set to a 1, frequency changes detected by the Frequency Detect circuit will result in a reset of the FPD-Link III PLL.
4	FREQ_DET_PLL	R/W	0h	Frequency Detect Select PLL Clock: Determines the clock source for the Frequency detection circuit: 0 : DSI clock (prior to PLL) 1: DSI PLL clock
3	DUAL_ALIGN_DE	R/W	0h	Dual Align on DE: In dual-link mode, if this bit is set to a 1, the odd/even data will be sent on the primary/secondary links respectively, based on the assertion of DE. If this bit is set to a 0, data will be sent on alternating links without regard to odd/even pixel position.

**Table 78. DUAL\_CTL1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2-0	FPD3_TX_MODE	R/W/S	Strap	<p>FPD-Link III TX Mode:</p> <p>This register controls the operating mode of the FPD-Link III Transmit function. By default, the FPD-Link III Transmitter auto-detects the best operating mode based on attached device(s). The FPD-Link III Transmit can also be forced to specific operation.</p> <p>000 : Auto-Detect FPD-Link III mode (Single, Dual, or Replicate)</p> <p>001 : Forced Single FPD-Link III Transmitter mode (Port 1 disabled)</p> <p>010 : Reserved</p> <p>011 : Forced Dual FPD-Link III Transmitter mode</p> <p>100 : Auto-Detect FPD-Link III mode (Single or Replicate only, Dual disabled)</p> <p>101 : Forced Independent 2:2 mode</p> <p>110 : Reserved</p> <p>111 : Forced Splitter Mode (half of video stream on each port)</p> <p>This field is loaded from MODE_SEL0 pin at power-up. Setting at power-up is either 000 or 111. Note: Independent 2:2 mode should only be enabled while the DSI inputs are disabled through the DISABLE_DSI control in the RESET_CTL register.</p>

#### 8.6.1.65 DUAL\_CTL2 Register (Address = 5Ch) [reset = 7h]

DUAL\_CTL2 is described in [Table 79](#).

Return to [Summary Table](#).

**Table 79. DUAL\_CTL2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	DISABLE_DUAL_SWAP	R/W	0h	<p>Disable Dual Swap:</p> <p>Prevents automatic correction of swapped Dual link connection. Setting this bit allows writes to the DUAL_SWAP control in the DUAL_CTL1 register</p>
6	FORCE_LINK_RDY FORCE_LINK_RDY_P1	R/W	0h	<p>Force Link Ready:</p> <p>Forces link ready indication, bypassing back channel link detection. To enable desired operation, it may be necessary to force the Deserializer capabilities registers (DES_CAP1 and DES_CAP2) for each port.</p> <p>In Independent 2:2 mode, this controls the selected FPD-Link III port.</p>
5	FORCE_CLK_DET FORCE_CLK_DET_P1	R/W	0h	<p>Force Clock Detect:</p> <p>Forces the DSI clock detect circuit to indicate presence of a valid input clock. This bypasses the clock detect circuit, allowing operation with an input clock that does not meet frequency or stability requirements.</p> <p>In Independent 2:2 mode, this controls the selected FPD-Link III port.</p>
4-3	FREQ_STBL_THR FREQ_STBL_THR_P1	R/W	0h	<p>Frequency Stability Threshold:</p> <p>The Frequency detect circuit can be used to detect a stable clock frequency. The Stability Threshold determines the amount of time required for the clock frequency to stay within the FREQ_HYST range to be considered stable:</p> <p>00 : 40us</p> <p>01 : 80us</p> <p>10 : 320us</p> <p>11 : 1.28ms</p> <p>In Independent 2:2 mode, this controls the selected FPD-Link III port.</p>
2-0	FREQ_HYST FREQ_HYST_P1	R/W	7h	<p>Frequency Detect Hysteresis:</p> <p>The Frequency detect hysteresis setting allows ignoring minor fluctuations in frequency. A new frequency measurement will be captured only if the measured frequency differs from the current measured frequency by more than the FREQ_HYST setting. The FREQ_HYST setting is in MHz.</p> <p>In Independent 2:2 mode, this controls the selected FPD-Link III port.</p>

### 8.6.1.66 *FREQ\_LOW Register (Address = 5Dh) [reset = 6h]*

FREQ\_LOW is described in [Table 80](#).

Return to [Summary Table](#).

**Table 80. FREQ\_LOW Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	FREQ_HYST_MODE	R/W	0h	Frequency Detect Hysteresis Mode: 0 : When frequency is not stable, allow saved frequency to update as long as within hysteresis from previous measurement 1 : Legacy operation. When frequency is not stable, maintain initial frequency measurement as long as within hysteresis from initial measurement.
6	DSI_RST_MODE	R/W	0h	DSI Phy Reset Mode: 0 : Reset DSI Phy on change in mode or frequency 1 : Don't reset DSI Phy on change in mode or frequency
5-0	FREQ_LO_THR	R/W	6h	Frequency Low Threshold: Sets the low threshold for the DSI Clock frequency detect circuit in MHz. This value is used to determine if the DSI clock frequency is too low for proper operation.

### 8.6.1.67 *FREQ\_HIGH Register (Address = 5Eh) [reset = 2Ch]*

FREQ\_HIGH is described in [Table 81](#).

Return to [Summary Table](#).

**Table 81. FREQ\_HIGH Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	FREQ_HI_THR	R/W	2Ch	Frequency High Threshold: Sets the high threshold for the DSI Clock frequency detect circuit in MHz.

### 8.6.1.68 *DSI\_FREQ\_DSI\_FREQ\_P1 Register (Address = 5Fh) [reset = 0h]*

DSI\_FREQ\_DSI\_FREQ\_P1 is described in [Table 82](#).

Return to [Summary Table](#).

**Table 82. DSI\_FREQ\_DSI\_FREQ\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DSI_FREQ	R	0h	DSI Pixel Frequency: Returns the value of the DSI pixel Frequency of the video data in MHz for the selected port. This register indicates the pixel rate for the incoming data (pixel size is 24-bits). DSI Lane frequency in Mbps can be determined through the following ratio based on the number of lanes: 1 lane: DSI lane frequency = DSI Pixel frequency * 24 2 lanes: DSI lane frequency = DSI Pixel frequency * 12 3 lanes: DSI lane frequency = DSI Pixel frequency * 8 4 lanes: DSI lane frequency = DSI Pixel frequency * 6 A value of 0 indicates the DSI receiver is not detecting a valid signal. In External or Internal Reference Clock modes, the register will report the pixel clock frequency used to forward the video rather than the DSI pixel clock. In Dual-DSI mode, the DSI Pixel frequency is the frequency for the two ports combined, or twice the frequency for a single DSI port. In that case, the DSI Lane frequency is 1/2 of the values computed above. In Splitter Mode, this register reports the FPD-Link III pixel clock frequency for the selected port rather than the DSI input frequency.

### 8.6.1.69 SPI\_TIMING1 Register (Address = 60h) [reset = 22h]

SPI\_TIMING1 is described in [Table 83](#).

Return to [Summary Table](#).

**Table 83. SPI\_TIMING1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	SPI_HOLD	R/W	2h	SPI Data Hold from SPI clock: These bits set the minimum hold time for SPI data following the SPI clock sampling edge. In addition, this also sets the minimum active pulse width for the SPI output clock. Hold = (SPI_HOLD + 1) * 40ns For example, default setting of 2 will result in 120ns data hold time.
3-0	SPI_SETUP	R/W	2h	SPI Data Setup to SPI Clock: These bits set the minimum setup time for SPI data to the SPI clock active edge. In addition, this also sets the minimum inactive width for the SPI output clock. Hold = (SPI_SETUP + 1) * 40ns For example, default setting of 2 will result in 120ns data setup time.

### 8.6.1.70 SPI\_TIMING2 Register (Address = 61h) [reset = 2h]

SPI\_TIMING2 is described in [Table 84](#).

Return to [Summary Table](#).

**Table 84. SPI\_TIMING2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3-0	SPI_SS_SETUP	R/W	2h	SPI Slave Select Setup: This field controls the delay from assertion of the Slave Select low to initial data timing. Delays are in units of 40ns. Delay = (SPI_SS_SETUP + 1) * 40 ns

### 8.6.1.71 SPI\_CONFIG Register (Address = 62h) [reset = 0h]

SPI\_CONFIG is described in [Table 85](#).

Return to [Summary Table](#).

**Table 85. SPI\_CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	SPI_MSTR_OVER	R	0h	SPI Master Overflow Detection: This flag is set if the SPI Master detects an overflow condition. This occurs if the SPI Master is unable to regenerate the remote SPI data at a fast enough rate to keep up with data arriving from the remote Deserializer. If this condition occurs, it suggests the SPI_SETUP and SPI_HOLD times should be set to smaller values. This flag is cleared by setting the SPI_CLR_OVER bit in this register.
6-3	RESERVED	R	0h	Reserved
2	SPI_CLR_OVER	R/W	0h	Clear SPI Master Overflow Flag: Setting this bit to 1 will clear the SPI Master Overflow Detection flag (SPI_MSTR_OVER). This bit is not self-clearing and must be set back to 0.
1	SPI_CPHA	R	0h	SPI Clock Phase setting: Determines which phase of the SPI clock is used for sampling data. 0: Data sampled on leading (first) clock edge 1: Data sampled on trailing (second) clock edge This bit is read-only, with a value of 0. The DS90UH949 does not support CPHA of 1.

**Table 85. SPI\_CONFIG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	SPI_CPOL	R/W	0h	SPI Clock Polarity setting: Determines the base (inactive) value of the SPI clock. 0: base value of the clock is 0 1: base value of the clock is 1 This bit affects both capture and propagation of SPI signals.

#### 8.6.1.72 VCID\_SPLIT\_CTL Register (Address = 63h) [reset = 0h]

VCID\_SPLIT\_CTL is described in [Table 86](#).

Return to [Summary Table](#).

**Table 86. VCID\_SPLIT\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	RESERVED	R	0h	Reserved
5	VCID_SHARE_VS	R/W	0h	VC-ID Splitter mode, Share VS: During VC-ID Splitter mode, setting this bit allows both ports to use a shared VSYNC signal. The VC-ID will be ignored for VSYNC detection in the DSI input.
4-3	VCID_SEL_P1	R/W	0h	VC-ID Select during VC-ID Split Mode: These fields select the VC-ID for port 0 during VC-ID Split Mode.
2-1	VCID_SEL_P0	R/W	0h	VC-ID Select during VC-ID Split Mode: These fields select the VC-ID for port 1 during VC-ID Split Mode.
0	VCID_SPLIT_EN	R/W	0h	Enable VC-ID Split: Setting this bit to a 1 will enabling the DS90UH941AS-Q1 to split a 3D image based on the Virtual Channel ID (VC-ID) for each video line.

#### 8.6.1.73 PGCTL\_PGCTL\_P1 Register (Address = 64h) [reset = 10h]

PGCTL\_PGCTL\_P1 is described in [Table 87](#).

Return to [Summary Table](#).

**Table 87. PGCTL\_PGCTL\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	PATGEN_SEL	R/W	1h	In Fixed Pattern Select: This field selects the pattern to output when in Fixed Pattern Mode. Scaled patterns are evenly distributed across the horizontal or vertical active regions. This field is ignored when Auto-Scrolling Mode is enabled. The following table shows the color selections in non-inverted followed by inverted color mode: 0000: Checkerboard 0001: White/Black 0010: Black/White 0011: Red/Cyan 0100: Green/Magenta 0101: Blue/Yellow 0110: Horizontally Scaled Black to White/White to Black 0111: Horizontally Scaled Black to Red/White to Cyan 1000: Horizontally Scaled Black to Green/White to Magenta 1001: Horizontally Scaled Black to Blue/White to Yellow 1010: Vertically Scaled Black to White/White to Black 1011: Vertically Scaled Black to Red/White to Cyan 1100: Vertically Scaled Black to Green/White to Magenta 1101: Vertically Scaled Black to Blue/White to Yellow 1110: Custom color (or its inversion) configured in PGRS, PGGS, PGBS registers 1111: VCOM In Independent 2:2 mode, this controls the selected FPD-Link III port.

**Table 87. PGCTL\_PGCTL\_P1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	RESERVED	R	0h	Reserved
2	PATGEN_COLOR_BARS	R/W	0h	Enable Color Bars 0: Color Bars disabled 1: Color Bars enabled (White, Yellow, Cyan, Green, Magenta, Red, Blue, Black)
1	RESERVED	R	0h	Reserved
0	PATGEN_EN	R/W	0h	Pattern Generator Enable: 1: Enable Pattern Generator 0: Disable Pattern Generator

**8.6.1.74 PGCFG\_PGCFG\_P1 Register (Address = 65h) [reset = 0h]**

 PGCFG\_PGCFG\_P1 is described in [Table 88](#).

 Return to [Summary Table](#).

**Table 88. PGCFG\_PGCFG\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R/W	0h	Reserved
6	PATGEN_SCALE_CHKR	R/W	0h	Scale Checkered Patterns: 1: Scale checkered patterns (VCOM and checkerboard) by 8 (each square is 8x8 pixels) 0: Normal operation (each square is 1x1 pixel) Setting this bit allows better visibility of the checkered patterns. In Independent 2:2 mode, this controls the selected FPD-Link III port.
5	PATGEN_CUST_CHKR	R/W	0h	Use Custom Checkerboard Color 1: Use the Custom Color (Pattern Type 14) and black in the Checkerboard pattern 0: Use white and black in the Checkerboard pattern In Independent 2:2 mode, this controls the selected FPD-Link III port.
4	PATGEN_18B	R/W	0h	18-bit Mode Select: 1: Enable 18-bit color pattern generation. Scaled patterns will have 64 levels of brightness and the R, G, and B outputs use the six most significant color bits. 0: Enable 24-bit pattern generation. Scaled patterns use 256 levels of brightness. In Independent 2:2 mode, this controls the selected FPD-Link III port.
3	PATGEN_EXTCLK	R/W	0h	Select External Clock Source: 1: Selects the external pixel clock when using internal timing. 0: Selects the internal divided clock when using internal timing This bit has no effect in external timing mode (PATGEN_TSEL = 0). In Independent 2:2 mode, this controls the selected FPD-Link III port.
2	PATGEN_TSEL	R/W	0h	Timing Select Control: 1: The Pattern Generator creates its own video timing as configured in the Pattern Generator Total Frame Size, Active Frame Size, Horizontal Sync Width, Vertical Sync Width, Horizontal Back Porch, Vertical Back Porch, and Sync Configuration registers. 0: the Pattern Generator uses external video timing from the pixel clock, Data Enable, Horizontal Sync, and Vertical Sync signals. In Independent 2:2 mode, this controls the selected FPD-Link III port.
1	PATGEN_INV	R/W	0h	Enable Inverted Color Patterns: 1: Invert the color output. 0: Do not invert the color output. In Independent 2:2 mode, this controls the selected FPD-Link III port.
0	PATGEN_ASCRL	R/W	0h	Auto-Scroll Enable: 1: The Pattern Generator will automatically move to the next enabled pattern after the number of frames specified in the Pattern Generator Frame Time (PGFT) register. 0: The Pattern Generator retains the current pattern. In Independent 2:2 mode, this controls the selected FPD-Link III port.



### 8.6.1.75 PGIA\_PGIA\_P1 Register (Address = 66h) [reset = 0h]

PGIA\_PGIA\_P1 is described in [Table 89](#).

Return to [Summary Table](#).

**Table 89. PGIA\_PGIA\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PATGEN_IA	R/W	0h	Indirect Address: This 8-bit field sets the indirect address for accesses to indirectly-mapped registers. It should be written prior to reading or writing the Pattern Generator Indirect Data register. In Independent 2:2 mode, this controls the selected FPD-Link III port.

### 8.6.1.76 PGID\_PGID\_P1 Register (Address = 67h) [reset = 0h]

PGID\_PGID\_P1 is described in [Table 90](#).

Return to [Summary Table](#).

**Table 90. PGID\_PGID\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PATGEN_ID	R/W	0h	Indirect Data: When writing to indirect registers, this register contains the data to be written. When reading from indirect registers, this register contains the readback value. In Independent 2:2 mode, this controls the selected FPD-Link III port.

### 8.6.1.77 IMG\_HSYNC\_CTL0\_IMG\_HSYNC\_CTL0\_P1 Register (Address = 6Ah) [reset = 0h]

IMG\_HSYNC\_CTL0\_IMG\_HSYNC\_CTL0\_P1 is described in [Table 91](#).

Return to [Summary Table](#).

**Table 91. IMG\_HSYNC\_CTL0\_IMG\_HSYNC\_CTL0\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	HBACK_OV_EN HBACK_OV_EN_P1	R/W	0h	Dual-Image HSync Control Register 0 Provides control of HSync generation for Dual-Image operation including splitter mode. In Independent 2:2 or Splitter modes, this register controls the selected FPD-Link III port. HBACK Override Enable During dual-image processing (3D images or splitter operation), the device regenerates the horizontal sync back porch from the input data. Setting this bit to 1 will use the IMG_HBACK value instead of the measured value. In Independent 2:2 or Splitter modes, this register controls the selected FPD-Link III port.
6	RESERVED	R	0h	Reserved
5-4	IMG_HBACK_9:8 IMG_HBACK_P1_9:8	R/W	0h	HBACK Override value (bits 9:8) During dual-image processing (3D images or splitter operation), the device regenerates the horizontal sync back porch from the input data. Setting the HBACK_OV_EN control to 1 will use the IMG_HBACK value instead of the measured value. The IMG_HBACK value should be set to the value of the 3D image horizontal back porch, or twice the 2D image value. In Independent 2:2 or Splitter modes, this register controls the selected FPD-Link III port.
3	HSYNC_OV_EN HSYNC_OV_EN_P1	R/W	0h	HSYNC Override Enable During dual-image processing (3D images or splitter operation), the device regenerates the horizontal sync pulse-width from the input data. Setting this bit to 1 will use the IMG_HSYNC value instead of the measured value. In Independent 2:2 or Splitter modes, this register controls the selected FPD-Link III port.
2	RESERVED	R	0h	Reserved

**Table 91. IMG\_HSYNC\_CTL0\_IMG\_HSYNC\_CTL0\_P1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1-0	IMG_HSYNC_9:8 IMG_HSYNC_P1_9:8	R/W	0h	HSYNC Override value (bits 9:8) During dual-image processing (3D images or splitter operation), the device regenerates the horizontal sync pulse-width from the input data. Setting the HSYNC_OV_EN control to 1 will use the IMG_HSYNC value instead of the measured value. The IMG_HBACK value should be set to the value of the 3D image horizontal back porch, or twice the 2D image value. In Independent 2:2 or Splitter modes, this register controls the selected FPD-Link III port.

**8.6.1.78 IMG\_HSYNC\_CTL1\_IMG\_HSYNC\_CTL1\_P1 Register (Address = 6Bh) [reset = 0h]**

IMG\_HSYNC\_CTL1\_IMG\_HSYNC\_CTL1\_P1 is described in [Table 92](#).

Return to [Summary Table](#).

**Table 92. IMG\_HSYNC\_CTL1\_IMG\_HSYNC\_CTL1\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	IMG_HSYNC_7:0 IMG_HSYNC_P1_7:0	R/W	0h	Dual-Image HSync Control Register 1 Provides control of HSync generation for Dual-Image operation including splitter mode. HSYNC Override value (bits 7:0) During dual-image processing (3D images or splitter operation), the device regenerates the horizontal sync pulse-width from the input data. Setting the HSYNC_OV_EN control to 1 will use the IMG_HSYNC value instead of the measured value. The IMG_HBACK value should be set to the value of the 3D image horizontal back porch, or twice the 2D image value. In Independent 2:2 or Splitter modes, this register controls the selected FPD-Link III port.

**8.6.1.79 IMG\_HSYNC\_CTL2\_IMG\_HSYNC\_CTL2\_P1 Register (Address = 6Ch) [reset = 0h]**

IMG\_HSYNC\_CTL2\_IMG\_HSYNC\_CTL2\_P1 is described in [Table 93](#).

Return to [Summary Table](#).

**Table 93. IMG\_HSYNC\_CTL2\_IMG\_HSYNC\_CTL2\_P1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	IMG_HBACK_7:0 IMG_HBACK_P1_7:0	R/W	0h	Dual-Image HSync Control Register 2 Provides control of HSync back porch generation for Dual-Image operation including splitter mode. HBACK Override value (bits 7:0) During dual-image processing (3D images or splitter operation), the device regenerates the horizontal sync back porch from the input data. Setting the HBACK_OV_EN control to 1 will use the IMG_HBACK value instead of the measured value. The IMG_HBACK value should be set to the value of the 3D image horizontal back porch, or twice the 2D image value. In Independent 2:2 or Splitter modes, this register controls the selected FPD-Link III port.

### 8.6.1.80 BCC\_STATUS Register (Address = 6Dh) [reset = 0h]

BCC\_STATUS is described in [Table 94](#).

Return to [Summary Table](#).

**Table 94. BCC\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R/W	0h	BCC Status Register This register provides error status for the Bidirectional Control Channel. Reserved
4	BCC_MASTER_ERR	R/COR	0h	BCC Master Error This flag indicates a back channel CRC error or loss of back channel Lock occurred while waiting for a response from the Deserializer while the BCC I2C Master is active. This flag is cleared on read of this register.
3	BCC_MASTER_TO	R/COR	0h	BCC Slave Timeout Error This bit will be set if the BCC Watchdog Timer expires. Will wait for a response from the Deserializer while the BCC I2C Master is active. This flag is cleared on read of this register.
2	BCC_SLAVE_ERR	R/COR	0h	BCC Slave Error This flag indicates a back channel CRC error or loss of back channel Lock occurred while waiting for a response from the Deserializer while the BCC I2C Slave is active. This flag is cleared on read of this register.
1	BCC_SLAVE_TO	R/COR	0h	BCC Slave Timeout Error This bit will be set if the BCC Watchdog Timer expires will waiting for a response from the Deserializer while the BCC I2C Slave is active. This flag is cleared on read of this register.
0	BCC_RESP_ERR	R/COR	0h	This flag indicates an error has been detected in response to a command on the Bidirectional Control Channel. When the Serializer sends a control channel frame, the Deserializer should return the 8-bit data field in the subsequent response. The Serializer checks the returned data for errors, and will set this flag if an error is detected. This flag is cleared on read of this register.

### 8.6.1.81 BCC\_CONFIG Register (Address = 6Eh) [reset = 20h]

BCC\_CONFIG is described in [Table 95](#).

Return to [Summary Table](#).

**Table 95. BCC\_CONFIG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	RESERVED	R	0h	Reserved
5	I2C_Master_Disable	R/W	1h	This bit will disable the remote reads and writes from the I2C master. I2C master writes and reads to the local registers will still work, but remote writes and reads will not 1: I2C master remote read/writes is disabled 0: I2C master remote read/write is enabled
4	BCC_TERM_ON_ERR	R/RC	0h	Terminate Control Channel transactions on CRC Error detection During control channel operations, if a CRC Error occurs, it is unlikely to affect control channel operation. Setting this bit will allow more conservative operation that terminates any active Control Channel operation if an error is detected in the back channel. 0 : Don't terminate BCC transactions on CRC Errors 1 : Terminate BCC transactions on CRC Errors This bit will have no effect if Enhanced Error checking is disabled (BCC_EN_ENH_ERROR set to 0).
3	RESERVED	R/W	0h	Reserved

**Table 95. BCC\_CONFIG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	BCC_ACK_REMOTE_READ	R/RC	0h	Enable Control Channel to acknowledge start of remote read. When operating with a link partner that supports Enhanced Error Checking for the Bidirectional Control Channel, setting this bit allows the Serializer to generate an internal acknowledge to the beginning of a remote I2C slave read. This allows additional error detection at the Deserializer. This bit should not be set when operating with Deserializers that do not support Enhanced Error Checking. 0: Disable 1: Enable
1	BCC_EN_DATA_CHK	R/RC	0h	Enable checking of returned data Enhanced Error checking can check for errors on returned data during an acknowledge cycle for data sent to remote devices over the Bidirectional Control Channel. In addition, if an error is detected, this register control will allow changing a remote Ack to a Nack to indicate the data error on the local I2C interface. This bit should not be set when operating with Deserializers that do not support Enhanced Error checking as they will not always return the correct data during an Ack. 0: Disable returned data error detection 1: Enable returned data error detection
0	BCC_EN_ENH_ERROR	R/RC	0h	Enable Enhanced Error checking in Bidirectional Control Channel The Bidirectional Control Channel can detect certain error conditions and terminate transactions if an error is detected. This capability can be disabled by setting this bit to 0. 0: Disable Enhanced Error checking 1: Enable Enhanced Error checking

#### 8.6.1.82 FC\_BCC\_TEST Register (Address = 6Fh) [reset = 0h]

FC\_BCC\_TEST is described in [Table 96](#).

Return to [Summary Table](#).

**Table 96. FC\_BCC\_TEST Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	FORCE_BCC_ERROR	SC	0h	Force an error on forward channel BCC frame Setting the FORCE_BCC_ERROR bit will cause an error to be forced on a forward channel BCC frame. The BCC_ERROR_SEL and BCC_FRAME_SEL fields in this register determine the type of error to be forced and which frame will include the error. This bit is self-clearing and will always return 0.
5-3	BCC_ERROR_SEL	R/W	0h	BCC Error Select The BCC Error Select determines which type of error is forced on a forward channel BCC frame. 000 : No error 001 : Force CRC Error 010 : Force Sequence Error (skips one sequence number) 011 : Drop BCC Frame (results in sequence error at Deserializer) 100 : Force error on Data field (random bit 1 through 7) 101 : Force error on Data field, bit 0 (RW bit if during Start command) 110 - 111 : Reserved
2-0	BCC_FRAME_SEL	R/W	0h	BCC Frame Select The BCC Frame Select allows selection of the forward channel BCC frame which will include the error condition selected in the force control bits of this register. BCC transfers are sent in bytes for each block transferred. This value may be set in range of 0 to 7 to force an error on any of the first 8 bytes sent on the BCC forward channel.

### 8.6.1.83 SlaveID\_1 Register (Address = 70h) [reset = 0h]

SlaveID\_1 is described in [Table 97](#).

Return to [Summary Table](#).

**Table 97. SlaveID\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	SLAVE_ID1	R/W	0h	7-bit Remote Slave Device ID 1 Configures the physical I2C address of the remote I2C Slave device attached to the remote Deserializer. If an I2C transaction is addressed to the Slave Alias ID1, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Deserializer.
0	RESERVED	R	0h	Reserved

### 8.6.1.84 SlaveID\_2 Register (Address = 71h) [reset = 0h]

SlaveID\_2 is described in [Table 98](#).

Return to [Summary Table](#).

**Table 98. SlaveID\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	SLAVE_ID2	R/W	0h	7-bit Remote Slave Device ID 2 Configures the physical I2C address of the remote I2C Slave device attached to the remote Deserializer. If an I2C transaction is addressed to the Slave Alias ID2, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Deserializer.
0	RESERVED	R	0h	Reserved

### 8.6.1.85 SlaveID\_3 Register (Address = 72h) [reset = 0h]

SlaveID\_3 is described in [Table 99](#).

Return to [Summary Table](#).

**Table 99. SlaveID\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	SLAVE_ID3	R/W	0h	7-bit Remote Slave Device ID 3 Configures the physical I2C address of the remote I2C Slave device attached to the remote Deserializer. If an I2C transaction is addressed to the Slave Alias ID3, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Deserializer.
0	RESERVED	R	0h	Reserved

### 8.6.1.86 SlaveID\_4 Register (Address = 73h) [reset = 0h]

SlaveID\_4 is described in [Table 100](#).

Return to [Summary Table](#).

**Table 100. SlaveID\_4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	SLAVE_ID4	R/W	0h	7-bit Remote Slave Device ID 4 Configures the physical I2C address of the remote I2C Slave device attached to the remote Deserializer. If an I2C transaction is addressed to the Slave Alias ID4, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Deserializer.

**Table 100. SlaveID\_4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RESERVED	R	0h	Reserved

**8.6.1.87 SlaveID\_5 Register (Address = 74h) [reset = 0h]**

SlaveID\_5 is described in [Table 101](#).

Return to [Summary Table](#).

**Table 101. SlaveID\_5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	SLAVE_ID5	R/W	0h	7-bit Remote Slave Device ID 5 Configures the physical I2C address of the remote I2C Slave device attached to the remote Deserializer. If an I2C transaction is addressed to the Slave Alias ID5, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Deserializer.
0	RESERVED	R	0h	Reserved

**8.6.1.88 SlaveID\_6 Register (Address = 75h) [reset = 0h]**

SlaveID\_6 is described in [Table 102](#).

Return to [Summary Table](#).

**Table 102. SlaveID\_6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	SLAVE_ID6	R/W	0h	7-bit Remote Slave Device ID 6 Configures the physical I2C address of the remote I2C Slave device attached to the remote Deserializer. If an I2C transaction is addressed to the Slave Alias ID6, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Deserializer.
0	RESERVED	R	0h	Reserved

**8.6.1.89 SlaveID\_7 Register (Address = 76h) [reset = 0h]**

SlaveID\_7 is described in [Table 103](#).

Return to [Summary Table](#).

**Table 103. SlaveID\_7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	SLAVE_ID7	R/W	0h	7-bit Remote Slave Device ID 7 Configures the physical I2C address of the remote I2C Slave device attached to the remote Deserializer. If an I2C transaction is addressed to the Slave Alias ID7, the transaction will be remapped to this address before passing the transaction across the Bidirectional Control Channel to the Deserializer.
0	RESERVED	R	0h	Reserved

### 8.6.1.90 SlaveAlias\_1 Register (Address = 77h) [reset = 0h]

SlaveAlias\_1 is described in [Table 104](#).

Return to [Summary Table](#).

**Table 104. SlaveAlias\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	SLAVE_ALIAS_ID1	R/W	0h	7-bit Remote Slave Device Alias ID 1 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Deserializer. The transaction will be remapped to the address specified in the Slave ID1 register. A value of 0 in this field disables access to the remote I2C Slave.
0	RESERVED	R	0h	Reserved

### 8.6.1.91 SlaveAlias\_2 Register (Address = 78h) [reset = 0h]

SlaveAlias\_2 is described in [Table 105](#).

Return to [Summary Table](#).

**Table 105. SlaveAlias\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	SLAVE_ALIAS_ID2	R/W	0h	7-bit Remote Slave Device Alias ID 2 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Deserializer. The transaction will be remapped to the address specified in the Slave ID2 register. A value of 0 in this field disables access to the remote I2C Slave.
0	RESERVED	R	0h	Reserved

### 8.6.1.92 SlaveAlias\_3 Register (Address = 79h) [reset = 0h]

SlaveAlias\_3 is described in [Table 106](#).

Return to [Summary Table](#).

**Table 106. SlaveAlias\_3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	SLAVE_ALIAS_ID3	R/W	0h	7-bit Remote Slave Device Alias ID 3 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Deserializer. The transaction will be remapped to the address specified in the Slave ID3 register. A value of 0 in this field disables access to the remote I2C Slave.
0	RESERVED	R	0h	Reserved

### 8.6.1.93 SlaveAlias\_4 Register (Address = 7Ah) [reset = 0h]

SlaveAlias\_4 is described in [Table 107](#).

Return to [Summary Table](#).

**Table 107. SlaveAlias\_4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	SLAVE_ALIAS_ID4	R/W	0h	7-bit Remote Slave Device Alias ID 4 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Deserializer. The transaction will be remapped to the address specified in the Slave ID4 register. A value of 0 in this field disables access to the remote I2C Slave.

**Table 107. SlaveAlias\_4 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	RESERVED	R	0h	Reserved

**8.6.1.94 SlaveAlias\_5 Register (Address = 7Bh) [reset = 0h]**

SlaveAlias\_5 is described in [Table 108](#).

Return to [Summary Table](#).

**Table 108. SlaveAlias\_5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	SLAVE_ALIAS_ID5	R/W	0h	7-bit Remote Slave Device Alias ID 5 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Deserializer. The transaction will be remapped to the address specified in the Slave ID5 register. A value of 0 in this field disables access to the remote I2C Slave.
0	RESERVED	R	0h	Reserved

**8.6.1.95 SlaveAlias\_6 Register (Address = 7Ch) [reset = 0h]**

SlaveAlias\_6 is described in [Table 109](#).

Return to [Summary Table](#).

**Table 109. SlaveAlias\_6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	SLAVE_ALIAS_ID6	R/W	0h	7-bit Remote Slave Device Alias ID 6 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Deserializer. The transaction will be remapped to the address specified in the Slave ID6 register. A value of 0 in this field disables access to the remote I2C Slave.
0	RESERVED	R	0h	Reserved

**8.6.1.96 SlaveAlias\_7 Register (Address = 7Dh) [reset = 0h]**

SlaveAlias\_7 is described in [Table 110](#).

Return to [Summary Table](#).

**Table 110. SlaveAlias\_7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	SLAVE_ALIAS_ID7	R/W	0h	7-bit Remote Slave Device Alias ID 7 Configures the decoder for detecting transactions designated for an I2C Slave device attached to the remote Deserializer. The transaction will be remapped to the address specified in the Slave ID7 register. A value of 0 in this field disables access to the remote I2C Slave.
0	RESERVED	R	0h	Reserved



### 8.6.1.97 RX\_BKSV0 Register (Address = 80h) [reset = 0h]

RX\_BKSV0 is described in [Table 111](#).

Return to [Summary Table](#).

**Table 111. RX\_BKSV0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	BKSV0	R	0h	BKSV0: Value of byte0 of the Receiver KSV.

### 8.6.1.98 RX\_BKSV1 Register (Address = 81h) [reset = 0h]

RX\_BKSV1 is described in [Table 112](#).

Return to [Summary Table](#).

**Table 112. RX\_BKSV1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	BKSV1	R	0h	BKSV1: Value of byte1 of the Receiver KSV.

### 8.6.1.99 RX\_BKSV2 Register (Address = 82h) [reset = 0h]

RX\_BKSV2 is described in [Table 113](#).

Return to [Summary Table](#).

**Table 113. RX\_BKSV2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	BKSV2	R	0h	BKSV2: Value of byte2 of the Receiver KSV.

### 8.6.1.100 RX\_BKSV3 Register (Address = 83h) [reset = 0h]

RX\_BKSV3 is described in [Table 114](#).

Return to [Summary Table](#).

**Table 114. RX\_BKSV3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	BKSV3	R	0h	BKSV3: Value of byte3 of the Receiver KSV.

### 8.6.1.101 RX\_BKSV4 Register (Address = 84h) [reset = 0h]

RX\_BKSV4 is described in [Table 115](#).

Return to [Summary Table](#).

**Table 115. RX\_BKSV4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	BKSV4	R	0h	BKSV4: Value of byte4 of the Receiver KSV.

### 8.6.1.102 TX\_KSV0 Register (Address = 90h) [reset = 0h]

TX\_KSV0 is described in [Table 116](#).

Return to [Summary Table](#).

**Table 116. TX\_KSV0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	TX_KSV0	R	0h	TX_KSV0: Value of byte0 of the Transmitter KSV.

### 8.6.1.103 TX\_KSV1 Register (Address = 91h) [reset = 0h]

TX\_KSV1 is described in [Table 117](#).

Return to [Summary Table](#).

**Table 117. TX\_KSV1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	TX_KSV1	R	0h	TX_KSV1: Value of byte1 of the Transmitter KSV.

### 8.6.1.104 TX\_KSV2 Register (Address = 92h) [reset = 0h]

TX\_KSV2 is described in [Table 118](#).

Return to [Summary Table](#).

**Table 118. TX\_KSV2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	TX_KSV2	R	0h	TX_KSV2: Value of byte2 of the Transmitter KSV.

### 8.6.1.105 TX\_KSV3 Register (Address = 93h) [reset = 0h]

TX\_KSV3 is described in [Table 119](#).

Return to [Summary Table](#).

**Table 119. TX\_KSV3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	TX_KSV3	R	0h	TX_KSV3: Value of byte3 of the Transmitter KSV.

### 8.6.1.106 TX\_KSV4 Register (Address = 94h) [reset = 0h]

TX\_KSV4 is described in [Table 120](#).

Return to [Summary Table](#).

**Table 120. TX\_KSV4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	TX_KSV4	R	0h	TX_KSV4: Value of byte4 of the Transmitter KSV.

### 8.6.1.107 RX\_BCAPS Register (Address = A0h) [reset = 13h]

RX\_BCAPS is described in [Table 121](#).

Return to [Summary Table](#).

**Table 121. RX\_BCAPS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved: Write as 0, read as 0
6	REPEATER	R	0h	Repeater: Indicates if the attached Receiver supports downstream connections. This bit is valid once the Bksv is ready as indicated by the BKSVDY bit in the HDCP
5	KSV_FIFO_RDY	R	0h	KSV FIFO Ready: Indicates the receiver has built the list of attached KSVs and computed the verification value V '.
4	FAST_I2C	R	1h	Fast I2C: The HDCP Receiver supports fast I2C. Because the I2C is embedded in the serial data, this bit is not relevant.
3-2	RESERVED	R	0h	Reserved

**Table 121. RX\_BCAPS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	FEATURES_1_1	R	1h	1.1_Features: The HDCP Receiver supports the Enhanced Encryption Status Signaling (EESS), Advance Cipher, and Enhanced Link Verification options.
0	FAST_REAUTH	R	1h	Fast Reauthentication: The HDCP Receiver is capable of receiving (unencrypted) video signal during the session re-authentication.

#### 8.6.1.108 RX\_BSTATUS0 Register (Address = A1h) [reset = 0h]

RX\_BSTATUS0 is described in [Table 122](#).

Return to [Summary Table](#).

**Table 122. RX\_BSTATUS0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	MAX_DEVS_EXCEEDED	R	0h	Maximum Devices Exceeded: Indicates a topology error was detected. Indicates the number of downstream devices has exceeded the depth of the Repeater's KSV FIFO.
6-0	DEVICE_COUNT	R	0h	Device Count: Total number of attached downstream device. For a Repeater, this will indicate the number of downstream devices, not including the Repeater. For an HDCP Receiver that is not also a Repeater, this field will be 0.

#### 8.6.1.109 RX\_BSTATUS1 Register (Address = A2h) [reset = 0h]

RX\_BSTATUS1 is described in [Table 123](#).

Return to [Summary Table](#).

**Table 123. RX\_BSTATUS1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3	MAX_CASC_EXCEEDED	R	0h	Maximum Cascade Exceeded: Indicates a topology error was detected. Indicates that more than seven levels of repeaters have been cascaded together.
2-0	CASC_DEPTH	R	0h	Cascade Depth: Indicates the number of attached levels of devices for the Repeater.

#### 8.6.1.110 HDCP\_DBG Register (Address = C0h) [reset = 0h]

HDCP\_DBG is described in [Table 124](#).

Return to [Summary Table](#).

**Table 124. HDCP\_DBG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R/W	0h	Reserved
6	HDCP_I2C_TO_DIS	R/W	0h	HDCP I2C Timeout Disable: Setting this bit to a 1 will disable the bus timeout function in the HDCP I2C master. When enabled, the bus timeout function allows the I2C master to assume the bus is free if no signaling occurs for more than 1 second.
5	FORCE_RI_ERR	R/W	0h	Force Ri Synchronization Error: Forces an Ri synchronization error by causing the HDCP Transmitter to not count a frame. Allows checking of the Ri synchronization process. This bit is self-clearing.

**Table 124. HDCP\_DBG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	DIS_RI_SYNC	R/W	0h	Disable Ri Synchronization check: Ri is normally checked both before and after the start of frame 128. The check at frame 127 ensures synchronization between the two. Setting this bit to a 1 will disable the check at frame 127.
3	RGB_CHKSUM_EN	R/W	0h	Enable RBG video line checksum: Enables sending of ones-complement checksum for each 8-bit RBG data channel following end of each video data line.
2	FC_TESTMODE	R/W	0h	Frame Counter Testmode: Speeds up frame counter used for Pj and Ri verification. When set to a 1, Pj is computed every 2 frames and Ri is computed every 16 frames. When set to a 0, Pj is computed every 16 frames and Ri is computed every 128 frames.
1	TMR_SPEEDUP	R/W	0h	Timer Speedup: Speed up HDCP authentication timers.
0	HDCP_I2C_FAST	R/W	0h	HDCP I2C Fast Mode Enable Setting this bit to a 1 will enable the HDCP I2C Master in the HDCP Receiver to operation with Fast mode timing. If set to a 0, the I2C Master will operation with Standard mode timing. This bit is mirrored in the IND_STS register

**8.6.1.111 HDCP\_CFG Register (Address = C2h) [reset = 82h]**

 HDCP\_CFG is described in [Table 125](#).

 Return to [Summary Table](#).

**Table 125. HDCP\_CFG Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	ENH_LV	R/W	1h	Enable Enhanced Link Verification: Enables enhanced link verification. Allows checking of the encryption Pj value on every 16th frame. 1 = Enhanced Link Verification enabled 0 = Enhanced Link Verification disabled
6	HDCP_EESS	R/W	0h	Enable Enhanced Encryption Status Signaling: Enables Enhanced Encryption Status Signaling (EESS) instead of the Original Encryption Status Signaling (OESS). 1 = EESS mode enabled 0 = OESS mode enabled
5	TX_RPTR	R/W	0h	Transmit Repeater Enable: Enables the transmitter to act as a repeater. In this mode, the HDCP Transmitter incorporates the additional authentication steps required of an HDCP Repeater. 1 = Transmit Repeater mode enabled 0 = Transmit Repeater mode disabled
4-3	ENC_MODE	R/W	0h	Encryption Control Mode: Determines mode for controlling whether encryption is required for video frames. 00 = Enc_Authenticated 01 = Enc_Reg_Control 10 = Enc_Always 11 = Enc_InBand_Control (per frame)
2	WAIT_100MS	R/W	0h	Enable 100MS Wait: The HDCP 1.3 specification allows for a 100-ms wait to allow the HDCP Receiver to compute the initial encryption values. The FPD-LinkIII implementation guarantees that the Receiver will complete the computations before the HDCP Transmitter. Thus the timer is unnecessary. To enable the 100-ms timer, set this bit to a 1.

**Table 125. HDCP\_CFG Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
1	RX_DET_SEL	R/W	1h	RX Detect Select: Controls assertion of the Receiver Detect Interrupt. If set to 0, the Receiver Detect Interrupt will be asserted on detection of an FPD-Link III Receiver. If set to 1, the Receiver Detect Interrupt will also require a receive lock indication from the receiver.
0	HDCP_AVMUTE	R/W	0h	Enable AVMUTE: Setting this bit to a 1 will initiate AVMUTE operation. The transmitter will ignore encryption status controls while in this state. If this bit is set to a 0, normal operation will resume. This bit may only be set if the HDCP_EESS bit is also set.

#### 8.6.1.112 HDCP\_CTL Register (Address = C3h) [reset = 0h]

HDCP\_CTL is described in [Table 126](#).

Return to [Summary Table](#).

**Table 126. HDCP\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	HDCP_RST	R/W	0h	HDCP Reset : Setting this bit will reset the HDCP transmitter and disable HDCP authentication. This bit is self-clearing.
6	RESERVED	R	0h	Reserved
5	KSV_LIST_VALID	R/W	0h	KSV List Valid : The controller sets this bit after validating the Repeater's KSV List against the Key revocation list. This allows completion of the Authentication process. This bit is self-clearing.
4	KSV_VALID	R/W	0h	KSV Valid : The controller sets this bit after validating the Receiver's KSV against the Key revocation list. This allows continuation of the Authentication process. This bit will be cleared upon assertion of the KSV_RDY flag in the HDCP_STS register. Setting this bit to a 0 will have no effect.
3	HDCP_ENC_DIS	R/W	0h	HDCP Encrypt Disable : Disables HDCP encryption. Setting this bit to a 1 will cause video data to be sent without encryption. Authentication status will be maintained. This bit is self-clearing.
2	HDCP_ENC_EN	R/W	0h	HDCP Encrypt Enable : Enables HDCP encryption. When set, if the device is authenticated, encrypted data will be sent. If device is not authenticated, a blue screen will be sent. Encryption should always be enabled when video data requiring content protection is being supplied to the transmitter. When this bit is not set, video data will be sent without encryption. Note that when CFG_ENC_MODE is set to Enc_Always, this bit will be read only with a value of 1.
1	HDCP_DIS	R/W	0h	HDCP Disable: Disables HDCP authentication. Setting this bit to a 1 will disable the HDCP authentication. This bit is self-clearing.
0	HDCP_EN	R/W	0h	HDCP Enable/Restart: Enables HDCP authentication. If HDCP is already enabled, setting this bit to a 1 will restart authentication. Setting this bit to a 0 will have no effect. A register read will return the current HDCP enabled status.

### 8.6.1.113 HDCP\_STS Register (Address = C4h) [reset = 0h]

HDCP\_STS is described in [Table 127](#).

Return to [Summary Table](#).

**Table 127. HDCP\_STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	I2C_ERR_DET	R/COR	0h	HDCP I2C Error Detected: This bit indicates an error was detected on the embedded communications channel with the HDCP Receiver. Setting of this bit might indicate that a problem exists on the link between the HDCP Transmitter and HDCP Receiver. This bit will be cleared on read.
6	RX_INT	R	0h	RX Interrupt : Status of the RX Interrupt signal. The signal is received from the attached HDCP Receiver and is the status on the INTB_IN pin of the HDCP Receiver. The signal is active low, so a 0 indicates an interrupt condition.
5	RX_LOCK_DET	R	0h	Receiver Lock Detect : This bit indicates that the downstream Receiver has indicated Receive Lock to incoming serial data.
4	DOWN_HPD	R/COR	0h	.Downstream Hot Plug Detect: This bit indicates a downstream repeater has reported a Hot Plug event, indicating addition of a new receiver. This bit will be cleared on read.
3	RX_DETECT	R	0h	Receiver Detect : This bit indicates that a downstream Receiver has been detected.
2	KSV_LIST_RDY	R	0h	HDCP Repeater KSV List Ready : This bit indicates that the Receiver KSV list has been read and is available in the KSV_FIFO registers. The device will wait for the controller to set the KSV_LIST_VALID bit in the HDCP_CTL register before continuing. This bit will be cleared once the controller sets the KSV_LIST_VALID bit.
1	KSV_RDY	R	0h	HDCP Receiver KSV Ready : This bit indicates that the Receiver KSV has been read and is available in the HDCP_BKSV registers. If the device is not a Repeater, it will wait for the controller to set the KSV_VALID bit in the HDCP_CTL register before continuing. This bit will be cleared once the controller sets the KSV_VALID bit.
0	AUTHED	R	0h	HDCP Authenticated: Indicates the HDCP authentication has completed successfully. The controller may now send video data requiring content protection. This bit will be cleared if authentication is lost or if the controller restarts authentication.

### 8.6.1.114 HDCP\_ICR Register (Address = C6h) [reset = 0h]

HDCP\_ICR is described in [Table 128](#).

Return to [Summary Table](#).

**Table 128. HDCP\_ICR Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R/RC	0h	Reserved
6	IE_RXDET_INT	R/W	0h	Interrupt on Receiver Detect: Enables interrupt on detection of a downstream Receiver. If HDCP_CFG:RX_DET_SEL is set to a 1, the interrupt will wait for Receiver Lock Detect.
5	IE_RX_INT	R/W	0h	Interrupt on Receiver interrupt: Enables interrupt on indication from the HDCP Receiver. Allows propagation of interrupts from downstream devices.
4	IE_LIST_RDY	R/RC	0h	Interrupt on KSV List Ready: Enables interrupt on KSV List Ready

**Table 128. HDCP\_ICR Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
3	IE_KSV_RDY	R/W	0h	Interrupt on KSV Ready: Enables interrupt on KSV Ready
2	IE_AUTH_FAIL	R/W	0h	Interrupt on Authentication Failure: Enables interrupt on authentication failure or loss of authentication.
1	IE_AUTH_PASS	R/W	0h	Interrupt on Authentication Pass: Enables interrupt on successful completion of authentication.
0	INT_EN	R/W	0h	Global Interrupt Enable: Enables interrupt on the interrupt signal to the controller.

**8.6.1.115 HDCP\_ISR Register (Address = C7h) [reset = 0h]**

HDCP\_ISR is described in [Table 129](#).

Return to [Summary Table](#).

**Table 129. HDCP\_ISR Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	IS_RXDET_INT	R	0h	Interrupt on Receiver Detect interrupt: A downstream receiver has been detected.If HDCP_CFG:RX_DET_SEL is set to a 1, the interrupt will wait for Receiver Lock Detect.
5	IS_RX_INT	R	0h	Interrupt on Receiver interrupt: Receiver has indicated an interrupt request from down-stream device.
4	IS_LIST_RDY	R	0h	Interrupt on KSV List Ready: The KSV list is ready for reading by the controller.
3	IS_KSV_RDY	R	0h	Interrupt on KSV Ready: The Receiver KSV is ready for reading by the controller
2	IS_AUTH_FAIL	R	0h	Interrupt on Authentication Failure: Authentication failure or loss of authentication has occurred
1	IS_AUTH_PASS	R	0h	Interrupt on Authentication Pass: Authentication has completed successfully.
0	INT	R	0h	Global Interrupt: Set if any enabled interrupt is indicated.

**8.6.1.116 NVM\_CTL Register (Address = C8h) [reset = 0h]**

NVM\_CTL is described in [Table 130](#).

Return to [Summary Table](#).

**Table 130. NVM\_CTL Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	NVM_PASS	R	0h	NVM Verify pass: This bit indicates the completion status of the NVM verification process. This bit is valid only when NVM_DONE is asserted. 0: NVM Verify failed 1: NVM Verify passed
6	NVM_DONE	R	0h	NVM Verify done: This bit indicates that the NVM Verification has completed.
5	RESERVED	R/W	0h	Reserved
4-3	RESERVED	R	0h	Reserved

**Table 130. NVM\_CTL Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
2	NVM_VFY	R/W	0h	NVM Verify: Setting this bit will enable a verification of the NVM contents. This is done by reading all NVM keys, computing a SHA-1 hash value, and verifying against the SHA-1 hash stored in NVM. This bit will be cleared upon completion of the NVM Verification.
1	RESERVED	R/W	0h	Reserved
0	RESERVED	R/W	0h	Reserved

**8.6.1.117 HDCP\_CFG2 Register (Address = CDh) [reset = 40h]**

 HDCP\_CFG2 is described in [Table 131](#).

 Return to [Summary Table](#).

**Table 131. HDCP\_CFG2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	RPULSE_EN	R/W	1h	Enable Rising Edge Pulse Enable for Receiver Detect Interrupt: Enables an interrupt pulse for the Receiver Detect Interrupt on the rising edge of the signal. This affects both the rx lock detect and rx link detect select options for the receiver detect interrupt. Both RPULSE_EN and FPULSE_EN can be enabled at the same time to generate an interrupt on both edges 1 = rising edge pulse enabled 0 = rising edge pulse disabled
5-2	FPULSE_EN	R/W	0h	Enable Falling Edge Pulse Enable for Receiver Detect Interrupt: Enables an interrupt pulse for the Receiver Detect Interrupt on the falling edge of the signal. This affects both the rx lock detect and rx link detect select options for the receiver detect interrupt. Both RPULSE_EN and FPULSE_EN can be enabled at the same time to generate an interrupt on both edges 1 = falling edge pulse enabled 0 = falling edge pulse disabled
1-0	RESERVED	R	0h	Reserved

**8.6.1.118 BLUE\_SCREEN Register (Address = CEh) [reset = FFh]**

 BLUE\_SCREEN is described in [Table 132](#).

 Return to [Summary Table](#).

**Table 132. BLUE\_SCREEN Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	BLUE_SCREEN_VAL	R/W	FFh	Blue Screen Data Value: Provides the 8-bit data value sent on the Blue channel when the HDCP Transmitter is sending a blue screen.

**8.6.1.119 HDCP\_DBG\_ALIAS Register (Address = E0h) [reset = X]**

 HDCP\_DBG\_ALIAS is described in [Table 133](#).

 Return to [Summary Table](#).

**Table 133. HDCP\_DBG\_ALIAS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	HDCP_DBG	R	X	Read-only alias of HDCP_DBG register



### 8.6.1.120 HDCP\_CFG\_ALIAS Register (Address = E2h) [reset = X]

HDCP\_CFG\_ALIAS is described in [Table 134](#).

Return to [Summary Table](#).

**Table 134. HDCP\_CFG\_ALIAS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	HDCP_CFG	R	X	Read-only alias of HDCP_CFG register

### 8.6.1.121 HDCP\_CTL\_ALIAS Register (Address = E3h) [reset = X]

HDCP\_CTL\_ALIAS is described in [Table 135](#).

Return to [Summary Table](#).

**Table 135. HDCP\_CTL\_ALIAS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	HDCP_CTL	R	X	Read-only alias of HDCP_CTL register

### 8.6.1.122 HDCP\_STS\_ALIAS Register (Address = E4h) [reset = X]

HDCP\_STS\_ALIAS is described in [Table 136](#).

Return to [Summary Table](#).

**Table 136. HDCP\_STS\_ALIAS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	HDCP_STS	R	X	Read-only alias of HDCP_STS register

### 8.6.1.123 HDCP\_ICR\_ALIAS Register (Address = E6h) [reset = X]

HDCP\_ICR\_ALIAS is described in [Table 137](#).

Return to [Summary Table](#).

**Table 137. HDCP\_ICR\_ALIAS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	HDCP_ICR	R	X	Read-only alias of HDCP_ICR register

### 8.6.1.124 HDCP\_ISR\_ALIAS Register (Address = E7h) [reset = X]

HDCP\_ISR\_ALIAS is described in [Table 138](#).

Return to [Summary Table](#).

**Table 138. HDCP\_ISR\_ALIAS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	HDCP_ISR	R	X	Read-only alias of HDCP_ISR register

### 8.6.1.125 HDCP\_TX\_ID0 Register (Address = F0h) [reset = 5Fh]

HDCP\_TX\_ID0 is described in [Table 139](#).

Return to [Summary Table](#).

**Table 139. HDCP\_TX\_ID0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	HDCP_TX_ID0	R	5Fh	HDCP_TX_ID0: First byte ID code, '_'

### 8.6.1.126 HDCP\_TX\_ID1 Register (Address = F1h) [reset = 55h]

HDCP\_TX\_ID1 is described in [Table 140](#).

Return to [Summary Table](#).

**Table 140. HDCP\_TX\_ID1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	HDCP_TX_ID1	R	55h	HDCP_TX_ID1: 2nd byte of ID code, 'U '

### 8.6.1.127 HDCP\_TX\_ID2 Register (Address = F2h) [reset = 48h]

HDCP\_TX\_ID2 is described in [Table 141](#).

Return to [Summary Table](#).

**Table 141. HDCP\_TX\_ID2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	HDCP_TX_ID2	R	48h	HDCP_TX_ID2: 3rd byte of ID code, 'H'

### 8.6.1.128 HDCP\_TX\_ID3 Register (Address = F3h) [reset = 39h]

HDCP\_TX\_ID3 is described in [Table 142](#).

Return to [Summary Table](#).

**Table 142. HDCP\_TX\_ID3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	HDCP_TX_ID3	R	39h	HDCP_TX_ID3: 4th byte of ID code, '9 '

### 8.6.1.129 HDCP\_TX\_ID4 Register (Address = F4h) [reset = 34h]

HDCP\_TX\_ID4 is described in [Table 143](#).

Return to [Summary Table](#).

**Table 143. HDCP\_TX\_ID4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	HDCP_TX_ID4	R	34h	HDCP_TX_ID4: 5th byte of ID code, '4'

### 8.6.1.130 HDCP\_TX\_ID5 Register (Address = F5h) [reset = 31h]

HDCP\_TX\_ID5 is described in [Table 144](#).

Return to [Summary Table](#).

**Table 144. HDCP\_TX\_ID5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	HDCP_TX_ID5	R	31h	HDCP_TX_ID5: 6th byte of ID code, '1'

## 8.6.2 DSI Port 0 and Port 1 Indirect Registers

[Table 145](#) summarizes the DS90UH941AS-Q1 indirect DSI registers. All register offset addresses not listed in [Table 145](#) should be considered as reserved locations and the register contents should not be modified.

Register access is provided through an indirect access mechanism through the Indirect Access registers (IND\_ACC\_CTL, IND\_ACC\_ADDR, and IND\_ACC\_DATA). These registers are located at offsets 0x40-0x42 in the main register space.

The indirect address mechanism involves setting the control register to select the desired block, setting the register offset address, and reading or writing the data register. In addition, an auto-increment function is provided in the control register to automatically increment the offset address following each read or write of the data register.

For writes, the process is as follows:

1. Write to the IND\_ACC\_CTL register to select the desired register block
  - For selecting DSI/D-PHY Port 0 Indirect Registers set 0x40 = 0x04
  - For selecting DSI/D-PHY Port 1 Indirect Registers set 0x40 = 0x08
2. Write to the IND\_ACC\_ADDR register to set the register offset
3. Write the data value to the IND\_ACC\_DATA register

If auto-increment is set in the IND\_ACC\_CTL register, repeating step 3 will write additional data bytes to subsequent register offset locations

For reads, the process is as follows:

1. Write to the IND\_ACC\_CTL register to select the desired register block
  - For selecting and reading from DSI/D-PHY Port 0 Indirect Registers set 0x40 = 0x05
  - For selecting and reading from DSI/D-PHY Port 1 Indirect Registers set 0x40 = 0x09
2. Write to the IND\_ACC\_ADDR register to set the register offset
3. Read from the IND\_ACC\_DATA register

If auto-increment is set in the IND\_ACC\_CTL register, repeating step 3 will read additional data bytes from subsequent register offset locations.

**Table 145. DSI Indirect Registers Summary**

Offset	Acronym	Register Name	Section
0h	DSI_ERR_COUNT		<a href="#">Go</a>
1h	DPHY_TINIT_TIMING		<a href="#">Go</a>
2h	DPHY_TERM_TIMING		<a href="#">Go</a>
3h	DPHY_CLK_SETTLE_TIMING		<a href="#">Go</a>
4h	DPHY_HS_SETTLE_TIMING		<a href="#">Go</a>
5h	DPHY_SKIP_TIMING		<a href="#">Go</a>
6h	DPHY_LP_POLARITY		<a href="#">Go</a>
7h	DPHY_BYPASS		<a href="#">Go</a>
8h	HSRX_TO_CNT		<a href="#">Go</a>
Fh	DPHY_STATUS		<a href="#">Go</a>
10h	DPHY_DLANE0_ERR		<a href="#">Go</a>
11h	DPHY_DLANE1_ERR		<a href="#">Go</a>
12h	DPHY_DLANE2_ERR		<a href="#">Go</a>
13h	DPHY_DLANE3_ERR		<a href="#">Go</a>
14h	DPHY_ERR_CLK_LANE		<a href="#">Go</a>
15h	DPHY_SYNC_STS		<a href="#">Go</a>
20h	DSI_CONFIG_0		<a href="#">Go</a>
21h	DSI_CONFIG_1		<a href="#">Go</a>
22h	DSI_ERR_CFG_0		<a href="#">Go</a>

**Table 145. DSI Indirect Registers Summary (continued)**

Offset	Acronym	Register Name	Section
23h	DSI_ERR_CFG_1		<a href="#">Go</a>
28h	DSI_STATUS		<a href="#">Go</a>
2Ah	DSI_VC_DTYPE		<a href="#">Go</a>
2Bh	DSI_ERR_RPT_0		<a href="#">Go</a>
2Ch	DSI_ERR_RPT_1		<a href="#">Go</a>
2Dh	DSI_ERR_RPT_2		<a href="#">Go</a>
30h	DSI_HSW_CFG_HI		<a href="#">Go</a>
31h	DSI_HSW_CFG_LO		<a href="#">Go</a>
32h	DSI_VSW_CFG_HI		<a href="#">Go</a>
33h	DSI_VSW_CFG_LO		<a href="#">Go</a>
34h	DSI_SYNC_DLY_CFG_HI		<a href="#">Go</a>
35h	DSI_SYNC_DLY_CFG_LO		<a href="#">Go</a>
36h	DSI_EN_HSRX		<a href="#">Go</a>
37h	DSI_EN_LPRX		<a href="#">Go</a>
38h	DSI_EN_RXTERM		<a href="#">Go</a>
3Ah	DSI_PCLK_DIV_M		<a href="#">Go</a>
3Bh	DSI_PCLK_DIV_N		<a href="#">Go</a>

[Table 184](#) shows the codes that are used for access types in this section.

**Table 146. Register Access Type Codes**

Access Type	Code	Description
R	R	Read only access
R/W	R/W	Read / Write access
R/W/RC	R/W/RC	Read / Write access / Read to Clear

#### 8.6.2.1 DSI\_ERR\_COUNT Register (Offset = 0h) [reset = 0h]

DSI\_ERR\_COUNT is described in [Table 147](#).

Return to [Summary Table](#).

**Table 147. DSI\_ERR\_COUNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DSI_ERROR_COUNT	R/W/RC	0h	DSI Error Count This register reports the number of DSI errors that have been detected. This value will be cleared on read. The DSI Error counter is for diagnostic purposes only and may not be an accurate count of the number of errors detected. For accurate reading of error counts, disable error counting by clearing the DSI_ERR_CFG_0/1 registers prior to reading the counter.

#### 8.6.2.2 DPHY\_TINIT\_TIMING Register (Offset = 1h) [reset = 0h]

DPHY\_TINIT\_TIMING is described in [Table 148](#).

Return to [Summary Table](#).

**Table 148. DPHY\_TINIT\_TIMING Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-3	RESERVED	R	0h	Reserved
2-0	TINIT_TIME	R/W	0h	D-PHY Initialization Time after power up in 100-μs units Initialization time = (TINIT_TIME + 1) * 100 μs

### 8.6.2.3 DPHY\_TERM\_TIMING Register (Offset = 2h) [reset = 0h]

DPHY\_TERM\_TIMING is described in [Table 149](#).

Return to [Summary Table](#).

**Table 149. DPHY\_TERM\_TIMING Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2-0	DPHY_TERM_DATA_TIMING	R/W	0h	TD TermEn terminal Count

### 8.6.2.4 DPHY\_CLK\_SETTLE\_TIMING Register (Offset = 3h) [reset = 1Dh]

DPHY\_CLK\_SETTLE\_TIMING is described in [Table 150](#).

Return to [Summary Table](#).

**Table 150. DPHY\_CLK\_SETTLE\_TIMING Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	TCLK_SETTLE_CNT	R/W	1Dh	TCLK-SETTLE Tclk Settle terminal Count in units of 10ns

### 8.6.2.5 DPHY\_HS\_SETTLE\_TIMING Register (Offset = 4h) [reset = 14h]

DPHY\_HS\_SETTLE\_TIMING is described in [Table 151](#).

Return to [Summary Table](#).

**Table 151. DPHY\_HS\_SETTLE\_TIMING Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-0	THS_SETTLE_CNT	R/W	14h	THS-SETTLE Settle terminal Count in units of 10ns.

### 8.6.2.6 DPHY\_SKIP\_TIMING Register (Offset = 5h) [reset = 3Ah]

DPHY\_SKIP\_TIMING is described in [Table 152](#).

Return to [Summary Table](#).

**Table 152. DPHY\_SKIP\_TIMING Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6-1	TSKIP_CNT	R/W	1Dh	Tskip Count This register controls the amount of data that will be ignored at the end of transmission detection. This value is in units of the DDR clock (that is, two UI intervals). Setting of this register will be dependent on the D-PHY lane frequency.
0	RESERVED	R	0h	Reserved

### 8.6.2.7 DPHY\_LP\_POLARITY Register (Offset = 6h) [reset = 0h]

DPHY\_LP\_POLARITY is described in [Table 153](#).

Return to [Summary Table](#).

**Table 153. DPHY\_LP\_POLARITY Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4	POL_LP_CLK0	R/W	0h	LP Clock 0 Polarity
3-0	POL_LP_DATA	R/W	0h	LP Data Polarity

### 8.6.2.8 DPHY\_BYPASS Register (Offset = 7h) [reset = 0h]

DPHY\_BYPASS is described in [Table 154](#).

Return to [Summary Table](#).

**Table 154. DPHY\_BYPASS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	BYPASS_TINIT	R/W	0h	Bypass Tinit wait time
6	BYPASS_TCK_MISS	R/W	0h	Bypass Tck Miss time
5	BYPASS_ULPS_CLK0	R/W	0h	Bypass ULPS for CLK0
4-0	BYPASS_LP	R/W	0h	Bypass Lp on clk and data lanes 3,2,1,0

### 8.6.2.9 HSRX\_TO\_CNT Register (Offset = 8h) [reset = 0h]

HSRX\_TO\_CNT is described in [Table 155](#).

Return to [Summary Table](#).

**Table 155. HSRX\_TO\_CNT Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	HSRX_TO_CNT	R/W	0h	Timeout counter in ms. The timer will have a 1-ms range Example: if HSRX_TO_CNT = 1, then the timeout will occur between 0-1 ms and if HSRX_TO_CNT = 255, then the timeout will occur between 254-255 ms. If the register value is 0, then the timeout will be off.

### 8.6.2.10 DPHY\_STATUS Register (Offset = Fh) [reset = 0h]

DPHY\_STATUS is described in [Table 156](#).

Return to [Summary Table](#).

**Table 156. DPHY\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	LANE_SYNC_ERROR	R/ROC	0h	D-PHY Lane Sync Error This flag indicates the proper synchronization was not detected on all data lanes at the same time. Each enabled lane is expected to detect the sync sequence at the same time. If this does not occur correctly, this flag will be set. In addition, the DPHY_SYNC_STS register may be read to determine the synchronization status at the most recent error condition.
5	DPHY_LANE_ERROR	R	0h	D-PHY Lane Error Detected If this bit is set, one or more of the clock or data lanes has detected an error. To determine the error, read the DPHY_DLANEx_ERR and DPHY_CLANE_ERR registers. This flag will be cleared when the Lane Error registers have been read.

**Table 156. DPHY\_STATUS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	C_LANE_ACTIVE	R	0h	Clock Lane Active 0 : Clock Lane not active 1 : Clock Lane active
3-0	D_LANE_ACTIVE	R	0h	Data Lanes Active For each data lane, this register reports if the lane is detected as active. 0 : Data Lane is not active 1 : Data Lane is active

#### 8.6.2.11 DPHY\_DLANE0\_ERR Register (Offset = 10h) [reset = 0h]

DPHY\_DLANE0\_ERR is described in [Table 157](#).

Return to [Summary Table](#).

**Table 157. DPHY\_DLANE0\_ERR Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4	EOT_SYNC_ERROR_0	R/ROC	0h	End of transmission sync error - Uncorrectable
3	SOT_ERROR_0	R/ROC	0h	Bit Error in SYNC Sequence - Correctable
2	SOT_SYNC_ERROR_0	R/ROC	0h	SYNC Sequence Error - Uncorrectable
1	CNTRL_ERR_HSRQST_0	R/ROC	0h	Control Error in HS Request Mode
0	HS_RX_TO_ERROR_0	R/ROC	0h	HS Transmission timeout error

#### 8.6.2.12 DPHY\_DLANE1\_ERR Register (Offset = 11h) [reset = 0h]

DPHY\_DLANE1\_ERR is described in [Table 158](#).

Return to [Summary Table](#).

**Table 158. DPHY\_DLANE1\_ERR Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4	EOT_SYNC_ERROR_1	R/ROC	0h	End of transmission sync error - Uncorrectable
3	SOT_ERROR_1	R/ROC	0h	Bit Error in SYNC Sequence - Correctable
2	SOT_SYNC_ERROR_1	R/ROC	0h	SYNC Sequence Error - Uncorrectable
1	CNTRL_ERR_HSRQST_1	R/ROC	0h	Control Error in HS Request Mode
0	HS_RX_TO_ERROR_1	R/ROC	0h	HS Transmission timeout error

#### 8.6.2.13 DPHY\_DLANE2\_ERR Register (Offset = 12h) [reset = 0h]

DPHY\_DLANE2\_ERR is described in [Table 159](#).

Return to [Summary Table](#).

**Table 159. DPHY\_DLANE2\_ERR Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4	EOT_SYNC_ERROR_2	R/ROC	0h	End of transmission sync error - Uncorrectable
3	SOT_ERROR_2	R/ROC	0h	Bit Error in SYNC Sequence - Correctable
2	SOT_SYNC_ERROR_2	R/ROC	0h	SYNC Sequence Error - Uncorrectable
1	CNTRL_ERR_HSRQST_2	R/ROC	0h	Control Error in HS Request Mode
0	HS_RX_TO_ERROR_2	R/ROC	0h	HS Transmission timeout error

### 8.6.2.14 DPHY\_DLANE3\_ERR Register (Offset = 13h) [reset = 0h]

DPHY\_DLANE3\_ERR is described in [Table 160](#).

Return to [Summary Table](#).

**Table 160. DPHY\_DLANE3\_ERR Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4	EOT_SYNC_ERROR_3	R/ROC	0h	End of transmission sync error - Uncorrectable
3	SOT_ERROR_3	R/ROC	0h	Bit Error in SYNC Sequence - Correctable
2	SOT_SYNC_ERROR_3	R/ROC	0h	SYNC Sequence Error - Uncorrectable
1	CNTRL_ERR_HSRQST_3	R/ROC	0h	Control Error in HS Request Mode
0	HS_RX_TO_ERROR_3	R/ROC	0h	HS Transmission timeout error

### 8.6.2.15 DPHY\_ERR\_CLK\_LANE Register (Offset = 14h) [reset = 0h]

DPHY\_ERR\_CLK\_LANE is described in [Table 161](#).

Return to [Summary Table](#).

**Table 161. DPHY\_ERR\_CLK\_LANE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3	CNTRL_ERR_ULPRQST_CLK	R/ROC	0h	Control Error in ULP Request Mode
2	CNTRL_ERR_HSRQST_CLK	R/ROC	0h	Control Error in HS Request Mode
1	ULPS_INVALID_ERR_CLK	R/ROC	0h	Invalid ULP state Detected in ULP Mode
0	HS_RX_TO_ERROR_CLK	R/ROC	0h	HS Transmission timeout error

### 8.6.2.16 DPHY\_SYNC\_STS Register (Offset = 15h) [reset = 0h]

DPHY\_SYNC\_STS is described in [Table 162](#).

Return to [Summary Table](#).

**Table 162. DPHY\_SYNC\_STS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3	DLANE3_SYNC_STS	R	0h	Sync Status for DLANE 3 Reports synchronization status for Data Lane 3 during most recent Synchronization error
2	DLANE2_SYNC_STS	R	0h	Sync Status for DLANE 2 Reports synchronization status for Data Lane 3 during most recent Synchronization error
1	DLANE1_SYNC_STS	R	0h	Sync Status for DLANE 1 Reports synchronization status for Data Lane 3 during most recent Synchronization error
0	DLANE0_SYNC_STS	R	0h	Sync Status for DLANE 0 Reports synchronization status for Data Lane 3 during most recent Synchronization error



### 8.6.2.17 DSI\_CONFIG\_0 Register (Offset = 20h) [reset = 7Fh]

DSI\_CONFIG\_0 is described in [Table 163](#).

Return to [Summary Table](#).

**Table 163. DSI\_CONFIG\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	DSI_TRY_RECOVERY	R/W	1h	DSI Attempt Recovery When set to a 1, the DSI Protocol module will attempt to recover from error conditions.
5	DSI_IGNORE_HS_CMD	R/W	1h	Ignore DSI HS Commands 0 : Process HS Commands 1 : Ignore HS Commands
4	DSI_SYNC_PULSES	R/W	1h	Controls generation of Sync Pulses 0 : Don't regenerate original VS/HS timing 1 : Regenerate original VS/HS timing
3-0	DSI_VC_ENABLE	R/W	Fh	Enable VC-IDs Each bit in this four bit field enables one of the four Virtual Channel IDs. If a packet was received without an expected VC-ID, an error will be reported. For the error to be reported in the DSI_ERR_DET bit, the DSI_INV_VC_ERR_EN bit must also be set. These controls do not filter out packets with invalid VC-IDs.

### 8.6.2.18 DSI\_CONFIG\_1 Register (Offset = 21h) [reset = 0h]

DSI\_CONFIG\_1 is described in [Table 164](#).

Return to [Summary Table](#).

**Table 164. DSI\_CONFIG\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	DSI_NO_GRAYSCALE	R/W	0h	Disable Grayscale Interpolation For DSI RGB data types less than 24 bits, the conversion to RGB888 replicates the most significant subpixel bits on the otherwise-unused least significant subpixel bits to achieve a higher grayscale range. 0 : Enable Grayscale Interpolation 1 : Disable Grayscale Interpolation
6	DSI_VS_POLARITY	R/W	0h	DSI VS Polarity Control 0 : VS signal is active high 1 : VS signal is active low
5	DSI_HS_POLARITY	R/W	0h	DSI HS Polarity Control 0 : HS signal is active high 1 : HS signal is active low
4	DSI_HOLD_ERR	R/W	0h	Hold Error When set to 1, latched error conditions will be indicated on the dsi_err status indication rather than pulses.
3	DSI_NULL_CRC_DIS	R/W	0h	Error reporting for NULL and BLANK long packets
2	RESERVED	R/W	0h	Reserved
1	DSI_NO_FILTER	R/W	0h	Disable Filter on packet word count
0	DSI_NO_EOTPKT	R/W	0h	No EOT Packet mode If set to 0, the device will indicate an error if an End of Transmission occurs without an EOT Packet. If set to 1, no error will be indicated. The error is indicated in the DSI_EOT_ERR bit in the DSI_STATUS register.

### 8.6.2.19 DSI\_ERR\_CFG\_0 Register (Offset = 22h) [reset = FFh]

DSI\_ERR\_CFG\_0 is described in [Table 165](#).

Return to [Summary Table](#).

**Table 165. DSI\_ERR\_CFG\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	DSI_ECC1_ERR_EN	R/W	1h	Enable Single-bit ECC errors on dsi_err status
6	DSI_CONT_LP1_ERR_EN	R/W	1h	Enable LP-1 Contention error on dsi_err status
5	DSI_CONT_LP0_ERR_EN	R/W	1h	Enable LP-0 Contention error on dsi_err status
4	DSI_LP_SYNC_ERR_EN	R/W	1h	Enable LP Sync error on dsi_err status
3	DSI_HSRX_TO_ERR_EN	R/W	1h	Enable HS Receive timeout error on dsi_err status
2	DSI_ESC_ENTRY_ERR_EN	R/W	1h	Enable escape Entry error on dsi_err status
1	DSI_SOT_SYNC_ERR_EN	R/W	1h	Enable SOT Sync error on dsi_err status
0	DSI_SOT_ERR_EN	R/W	1h	Enable SOT error on dsi_err status

### 8.6.2.20 DSI\_ERR\_CFG\_1 Register (Offset = 23h) [reset = 7Fh]

DSI\_ERR\_CFG\_1 is described in [Table 166](#).

Return to [Summary Table](#).

**Table 166. DSI\_ERR\_CFG\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	DSI_EOT_SYNC_ERR_EN	R/W	1h	Enable EOT Sync error on dsi_err status
5	DSI_PROT_ERR_EN	R/W	1h	Enable DSI Protocol errors on dsi_err status
4	DSI_INV_LEN_ERR_EN	R/W	1h	Enable Invalid Length errors on dsi_err status
3	DSI_INV_VC_ERR_EN	R/W	1h	Enable Invalid VC errors on dsi_err status
2	DSI_INV_DT_ERR_EN	R/W	1h	Enable Invalid DT errors on dsi_err status
1	DSI_CHKSUM_ERR_EN	R/W	1h	Enable 16-bit CRC Checksum errors on dsi_err status
0	DSI_ECC2_ERR_EN	R/W	1h	Enable Multi-bit ECC errors on dsi_err status

### 8.6.2.21 DSI\_STATUS Register (Offset = 28h) [reset = 0h]

DSI\_STATUS is described in [Table 167](#).

Return to [Summary Table](#).

**Table 167. DSI\_STATUS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved

**Table 167. DSI\_STATUS Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6	DSI_FIFO_OVERFLOW	R/ROC	0h	DSI to FPD-Link III FIFO Overflow When 1, this bit indicates one or more FIFO overflow errors have occurred in the video data crossing between the DSI and FPD-Link III domains. This bit is cleared on read unless another overflow occurs.
5	DSI_FIFO_UNDERFLOW	R/ROC	0h	
4	DSI_FPD3_ERR	R/ROC	0h	DSI to FPD-Link III Buffer Error This flag indicates a buffer overflow has occurred between the DSI Protocol logic and the FPD-Link III Transmitter. This flag will be cleared on read.
3	DSI_CMD_OVER	R/ROC	0h	DSI Command FIFO Overflow If the DSI Command FIFO Overflows, this bit will be set. This flag will be cleared on read. This is not supported because command mode is not implemented.
2	DSI_EOT_ERR	R/ROC	0h	DSI EOT Error detected If this bit is set, a DSI End-of-Transmission (EOT) has been detected without an EOT Packet. This bit will only be set of DSI_NO_EOTPKT is set to 0. This flag will be cleared on read.
1	DSI_READ_WOUT_BTA	R/ROC	0h	DSI Read without Bus Turn-Around (BTA) If this bit is set, a DSI Read has been detected without a Bus Turn-Around. This flag will be cleared on read. This is not supported because command mode is not implemented.
0	DSI_ERROR_DET	R/ROC	0h	DSI Error Detected If this bit is set, one or more DSI Errors has been detected. Error conditions that can cause a DSI error are configured through the DSI_ERR_CFG_0/1 registers. This flag will be cleared on read. The number of DSI error events may be read from the DSI_ERR_COUNT register.

#### 8.6.2.22 DSI\_VC\_DTYPE Register (Offset = 2Ah) [reset = 0h]

DSI\_VC\_DTYPE is described in [Table 168](#).

Return to [Summary Table](#).

**Table 168. DSI\_VC\_DTYPE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	DSI_VC	R	0h	DSI Virtual Channel ID This field returns the Virtual Channel ID for the most recently received pixel stream packet. This field is updated by the DSI Protocol logic whenever a packet header is detected with the lower 4 bits of the DTYPE in the range of 0xB to 0xE.
5-0	DSI_DTYPE	R	0h	DSI Data Type This field returns the Data Type for the most recently received pixel stream packet. This field is updated by the DSI Protocol logic whenever a packet header is detected with the lower 4 bits of the DTYPE in the range of 0xB to 0xE.

#### 8.6.2.23 DSI\_ERR\_RPT\_0 Register (Offset = 2Bh) [reset = 0h]

DSI\_ERR\_RPT\_0 is described in [Table 169](#).

Return to [Summary Table](#).

**Table 169. DSI\_ERR\_RPT\_0 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	DSI_PROT_ERR	R	0h	DSI Protocol errors on dsi_err status
6	RESERVED	R	0h	Reserved
5	DSI_INV_LEN_ERR	R	0h	Invalid Length errors on dsi_err status

**Table 169. DSI\_ERR\_RPT\_0 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
4	DSI_INV_VC_ERR	R	0h	Invalid VC errors on dsi_err status
3	DSI_INV_DT_ERR	R	0h	Invalid DT errors on dsi_err status
2	DSI_CHKSUM_ERR	R	0h	16-bit CRC Checksum errors on dsi_err status
1	DSI_ECC_MULTI_ERR	R	0h	Multi-bit ECC errors on dsi_err status
0	DSI_ECC_SINGLE_ERR	R	0h	Single-bit ECC errors on dsi_err status

#### 8.6.2.24 DSI\_ERR\_RPT\_1 Register (Offset = 2Ch) [reset = 0h]

DSI\_ERR\_RPT\_1 is described in [Table 170](#).

Return to [Summary Table](#).

**Table 170. DSI\_ERR\_RPT\_1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	DSI_CTRL_ERR	R	0h	EOT Sync error on dsi_err status
5	DSI_HSRX_TO_ERR	R	0h	HS Receive timeout error on dsi_err status
4	DSI_LP_SYNC_ERR	R	0h	LP Sync error on dsi_err status
3	DSI_ESC_ENTRY_ERR	R	0h	Escape Entry error on dsi_err status
2	DSI_EOT_SYNC_ERR	R	0h	EOT Sync error on dsi_err status
1	DSI_SOT_SYNC_ERR	R	0h	SOT Sync error on dsi_err status
0	DSI_SOT_ERR	R	0h	SOT error on dsi_err status

#### 8.6.2.25 DSI\_ERR\_RPT\_2 Register (Offset = 2Dh) [reset = 0h]

DSI\_ERR\_RPT\_2 is described in [Table 171](#).

Return to [Summary Table](#).

**Table 171. DSI\_ERR\_RPT\_2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-3	RESERVED	R	0h	Reserved
2	CMD_FIFO_OVERFLOW_ERR	R	0h	Command FIFO overflow error
1	EOT_WITHOUT_EOT_PKT_ERR	R	0h	EOT without EOT packet error
0	READ_WITHOUT_BTA_ERR	R	0h	Read without Bit Turn-Around error

#### 8.6.2.26 DSI\_HSW\_CFG\_HI Register (Offset = 30h) [reset = 0h]

DSI\_HSW\_CFG\_HI is described in [Table 172](#).

Return to [Summary Table](#).

**Table 172. DSI\_HSW\_CFG\_HI Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-2	RESERVED	R	0h	Reserved
1-0	DSI_HSYNC_WIDTH_HI	R/W	0h	Hsync Pulse Width When DSI Sync Events are enabled (DSI_CONFIG_0:DSI_SYNC_PULSES = 0), this field configures the width, in pixel clocks, of the generated Hsync pulse. This register contains bits 9:8 of DSI_HSYNC_WIDTH.

### 8.6.2.27 DSI\_HSW\_CFG\_LO Register (Offset = 31h) [reset = 20h]

DSI\_HSW\_CFG\_LO is described in [Table 173](#).

Return to [Summary Table](#).

**Table 173. DSI\_HSW\_CFG\_LO Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DSI_HSYNC_WIDTH_LO	R/W	20h	Hsync Pulse Width When DSI Sync Events are enabled (DSI_CONFIG_0:DSI_SYNC_PULSES = 0), this field configures the width, in pixel clocks, of the generated Hsync pulse This register contains bits 7:0 of DSI_HSYNC_WIDTH

### 8.6.2.28 DSI\_VSW\_CFG\_HI Register (Offset = 32h) [reset = 0h]

DSI\_VSW\_CFG\_HI is described in [Table 174](#).

Return to [Summary Table](#).

**Table 174. DSI\_VSW\_CFG\_HI Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-2	RESERVED	R	0h	Reserved
1-0	DSI_VSYNC_WIDTH_HI	R/W	0h	Vsync Pulse Width When DSI Sync Events are enabled (DSI_CONFIG_0:DSI_SYNC_PULSES = 0), this field configures the width, in lines (that is, the number of Hsync pulses), of the generated Vsync pulse This register contains bits 9:8 of DSI_VSYNC_WIDTH

### 8.6.2.29 DSI\_VSW\_CFG\_LO Register (Offset = 33h) [reset = 4h]

DSI\_VSW\_CFG\_LO is described in [Table 175](#).

Return to [Summary Table](#).

**Table 175. DSI\_VSW\_CFG\_LO Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DSI_VSYNC_WIDTH_LO	R/W	4h	Vsync Pulse Width When DSI Sync Events are enabled (DSI_CONFIG_0:DSI_SYNC_PULSES = 0), this field configures the width, in lines (that is, the number of Hsync pulses), of the generated Vsync pulse This register contains bits 7:0 of DSI_VSYNC_WIDTH

### 8.6.2.30 DSI\_SYNC\_DLY\_CFG\_HI Register (Offset = 34h) [reset = 0h]

DSI\_SYNC\_DLY\_CFG\_HI is described in [Table 176](#).

Return to [Summary Table](#).

**Table 176. DSI\_SYNC\_DLY\_CFG\_HI Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-2	RESERVED	R	0h	Reserved
1-0	DSI_SYNC_DELAY_HI	R/W	0h	Sync Delay This 10-bit field configures the delay, in pixel clocks, from the detection of Hsync or Vsync in the DSI protocol logic, to the output of the DSI-to-FPD-Link III FIFO, and as such, sets the depth of the FIFO between the domains. This register contains bits 9:8 of DSI_SYNC_DELAY The maximum value of DSI_SYNC_DELAY is 766 (0x2FE)

### 8.6.2.31 DSI\_SYNC\_DLY\_CFG\_LO Register (Offset = 35h) [reset = 20h]

DSI\_SYNC\_DLY\_CFG\_LO is described in [Table 177](#).

Return to [Summary Table](#).

**Table 177. DSI\_SYNC\_DLY\_CFG\_LO Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DSI_SYNC_DELAY_LO	R/W	20h	<p>Sync Delay</p> <p>This 10-bit field configures the delay, in pixel clocks, from the detection of Hsync or Vsync in the DSI protocol logic, to the output of the DSI-to-FPD-Link III FIFO, and as such, sets the depth of the FIFO between the domains.</p> <p>This register contains bits 7:0 of DSI_SYNC_DELAY. The maximum value of DSI_SYNC_DELAY is 766 (0x2FE).</p>

### 8.6.2.32 DSI\_EN\_HSRX Register (Offset = 36h) [reset = 0h]

DSI\_EN\_HSRX is described in [Table 178](#).

Return to [Summary Table](#).

**Table 178. DSI\_EN\_HSRX Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	EN_HSRX_OV	R/W	0h	Overwrite to enable CSI RX HS receiver
5	RESERVED	R/W	0h	Reserved
4	EN_HSRX_CLK0	R/W	0h	Enable HSRX CLK0
3	EN_HSRX_D3	R/W	0h	Enable HSRX D3
2	EN_HSRX_D2	R/W	0h	Enable HSRX D2
1	EN_HSRX_D1	R/W	0h	Enable HSRX D1
0	EN_HSRX_D0	R/W	0h	Enable HSRX D0

### 8.6.2.33 DSI\_EN\_LPRX Register (Offset = 37h) [reset = 0h]

DSI\_EN\_LPRX is described in [Table 179](#).

Return to [Summary Table](#).

**Table 179. DSI\_EN\_LPRX Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	EN_LPRX_OV	R/W	0h	Overwrite CSI LP Receiver
5	RESERVED	R	0h	Reserved
4	EN_LPRX_CLK0	R/W	0h	Enable LP Receiver for CLK0
3	EN_LPRX_D3	R/W	0h	Enable LP Receiver for D3
2	EN_LPRX_D2	R/W	0h	Enable LP Receiver for D2
1	EN_LPRX_D1	R/W	0h	Enable LP Receiver for D1
0	EN_LPRX_D0	R/W	0h	Enable LP Receiver for D0

### 8.6.2.34 DSI\_EN\_RXTERM Register (Offset = 38h) [reset = 0h]

DSI\_EN\_RXTERM is described in [Table 180](#).

Return to [Summary Table](#).

**Table 180. DSI\_EN\_RXTERM Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved
6	EN_RXTERM_OV	R/W	0h	Overwrite CSI RX HS Termination
5	RESERVED	R	0h	Reserved
4	EN_RXTERM_CLK0	R/W	0h	Enable RX Termination for CSI CLK0
3	EN_RXTERM_D3	R/W	0h	Enable RX Termination for CSI D3
2	EN_RXTERM_D2	R/W	0h	Enable RX Termination for CSI D2
1	EN_RXTERM_D1	R/W	0h	Enable RX Termination for CSI D1
0	EN_RXTERM_D0	R/W	0h	Enable RX Termination for CSI D1

### 8.6.2.35 DSI\_PCLK\_DIV\_M Register (Offset = 3Ah) [reset = X]

DSI\_PCLK\_DIV\_M is described in [Table 181](#).

Return to [Summary Table](#).

**Table 181. DSI\_PCLK\_DIV\_M Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	EN_PCLK_DIV_OV	R/W	0h	Enable Override of DSI PCLK M/N divider When set to 1, the DSI_DIV_M and DSI_DIV_N register values will be used for the M/N divider used to generate the pixel clock from the DSI clock.
6-5	RESERVED	R	0h	Reserved
4-0	DSI_DIV_M	R/W	X	DSI Pclk divider M value This register controls the M setting for the M/N divider used to generate the pixel clock from the DSI input clock. Normally this value is based on the number of DSI lanes, the number of bytes per pixel, and the DSI input mode (single vs dual). If the EN_PCLK_DIV_OV is set to 0, this register returns the automatically determined M setting for the M/N divider. If EN_PCLK_DIV_OV is set to 1, this register value is used as the M setting for the M/N divider

### 8.6.2.36 DSI\_PCLK\_DIV\_N Register (Offset = 3Bh) [reset = X]

DSI\_PCLK\_DIV\_N is described in [Table 182](#).

Return to [Summary Table](#).

**Table 182. DSI\_PCLK\_DIV\_N Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DSI_DIV_N	R/W	X	DSI Pclk divider N value This register controls the N setting for the M/N divider used to generate the pixel clock from the DSI input clock. Normally, the M/N settings are based on the number of DSI lanes, the number of bytes per pixel, and the DSI input mode (single vs dual). If EN_PCLK_DIV_OV is set to 1, the DSI_DIV_M and DSI_DIV_N values are used. If the EN_PCLK_DIV_OV is set to 0, this register returns the automatically determined M setting for the M/N divider. If EN_PCLK_DIV_OV is set to 1, this register value is used as the M setting for the M/N divider

### 8.6.3 Port 0 and Port 1 Pattern Generator Indirect Registers

Table 183 summarizes the memory-mapped registers for the DS90UH941AS-Q1 pattern generator. All register offset addresses not listed in Table 183 should be considered as reserved locations and the register contents should not be modified.

Register access is provided through an indirect access mechanism through the Pattern Generator Indirect Access registers (PGIA and PGID). These registers are located at offsets 0x66 and 0x67 in the main register space.

The indirect address mechanism involves setting the register offset address and reading or writing the data register.

For writes, the process is as follows:

1. Write to the TX\_PORT\_SEL register to select the desired FPD-Link III Port
  - For selecting Port 0 set PORT0\_SEL bit in the TX\_PORT\_SEL (0x1E) register (default)
  - For selecting Port 1 set PORT1\_SEL bit in the TX\_PORT\_SEL (0x1E) register
2. Write to the PGIA register to set the register offset
3. Write the data value to the PGID register

For reads, the process is as follows:

1. Write to the TX\_PORT\_SEL register to select the desired FPD-Link III Port
  - For selecting Port 0 set PORT0\_SEL bit in the TX\_PORT\_SEL (0x1E) register (default)
  - For selecting Port 1 set PORT1\_SEL bit in the TX\_PORT\_SEL (0x1E) register
2. Write to the PGIA register to set the register offset
3. Read from the PGID register

**Table 183. Pattern Generator Indirect Registers Summary**

Offset	Acronym	Register Name	Section
0h	PGRS		<a href="#">Go</a>
1h	PGGS		<a href="#">Go</a>
2h	PGBS		<a href="#">Go</a>
3h	PGCDC1		<a href="#">Go</a>
4h	PGTFS1		<a href="#">Go</a>
5h	PGTFS2		<a href="#">Go</a>
6h	PCTFS3		<a href="#">Go</a>
7h	PGAFS1		<a href="#">Go</a>
8h	PGAFS2		<a href="#">Go</a>
9h	PGAFS3		<a href="#">Go</a>
Ah	PGHSW		<a href="#">Go</a>
Bh	PGVSW		<a href="#">Go</a>
Ch	PGHBP		<a href="#">Go</a>
Dh	PGVBP		<a href="#">Go</a>
Eh	PBSC		<a href="#">Go</a>
Fh	PGFT		<a href="#">Go</a>
10h	PGTSC		<a href="#">Go</a>
11h	PGTSO1		<a href="#">Go</a>
12h	PGTSO2		<a href="#">Go</a>
13h	PGTSO3		<a href="#">Go</a>
14h	PGTSO4		<a href="#">Go</a>
15h	PGTSO5		<a href="#">Go</a>
16h	PGTSO6		<a href="#">Go</a>
17h	PGTSO7		<a href="#">Go</a>



**Table 183. Pattern Generator Indirect Registers Summary (continued)**

Offset	Acronym	Register Name	Section
18h	PGTSO8		<a href="#">Go</a>
19h	PGBE		<a href="#">Go</a>
1Ah	PGCDC2		<a href="#">Go</a>

[Table 184](#) shows the codes that are used for access types in this section.

**Table 184. Register Access Type Codes**

Access Type	Code	Description
R	R	Read only access
R/W	R/W	Read / Write access
R/W/RC	R/W/RC	Read / Write access / Read to Clear

#### 8.6.3.1 PGRS Register (Offset = 0h) [reset = 0h]

PGRS is described in [Table 185](#).

Return to [Summary Table](#).

**Table 185. PGRS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PATGEN_RSP	R/W	0h	Red Sub-Pixel: This field is the 8-bit Red sub-pixel for the custom color

#### 8.6.3.2 PGGS Register (Offset = 1h) [reset = 0h]

PGGS is described in [Table 186](#).

Return to [Summary Table](#).

**Table 186. PGGS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PATGEN_GSP	R/W	0h	Green Sub-Pixel: This field is the 8-bit Green sub-pixel for the custom color

#### 8.6.3.3 PGBS Register (Offset = 2h) [reset = 0h]

PGBS is described in [Table 187](#).

Return to [Summary Table](#).

**Table 187. PGBS Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PATGEN_BSP	R/W	0h	Blue Sub-Pixel: This field is the 8-bit Blue sub-pixel for the custom color

#### 8.6.3.4 PGCDC1 Register (Offset = 3h) [reset = 8h]

PGCDC1 is described in [Table 188](#).

Return to [Summary Table](#).

**Table 188. PGCDC1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESERVED	R	0h	Reserved

**Table 188. PGCDC1 Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
6-0	PATGEN_CDIV_N	R/W	8h	Clock Divider: This field configures the clock divider for the internally generated pixel clock. If PGCDC2:PGEN_CDIV_M is 1, the internal pixel clock frequency is nominally (200/N) MHz. If PGCDC2:PGEN_CDIV_M is greater than 1, the internal pixel clock frequency is nominally (800*M/N) MHz.

**8.6.3.5 PGTFSS1 Register (Offset = 4h) [reset = 48h]**

 PGTFSS1 is described in [Table 189](#).

 Return to [Summary Table](#).

**Table 189. PGTFSS1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PATGEN_THW_7:0	R/W	48h	Total Horizontal Width: This field is the 8 least significant bits of the 12-bit Total Horizontal Width of the frame, in units of pixels. This field should only be written when the pattern generator is disabled.

**8.6.3.6 PGTFSS2 Register (Offset = 5h) [reset = 53h]**

 PGTFSS2 is described in [Table 190](#).

 Return to [Summary Table](#).

**Table 190. PGTFSS2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	PATGEN_TVW_3:0	R/W	5h	Total Vertical Width: This field is the 4 least significant bits of the 12-bit Total Vertical Width of the frame, in units of lines. This field should only be written when the pattern generator is disabled.
3-0	PATGEN_THW_11:8	R/W	3h	Total Horizontal Width: This field is the 4 most significant bits of the 12-bit Total Horizontal Width of the frame, in units of pixels. This field should only be written when the pattern generator is disabled.

**8.6.3.7 PCTFS3 Register (Offset = 6h) [reset = 1Eh]**

 PCTFS3 is described in [Table 191](#).

 Return to [Summary Table](#).

**Table 191. PCTFS3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PATGEN_TVW_11:4	R/W	1Eh	Total Vertical Width: This field is the 8 most significant bits of the 12-bit Total Vertical Width of the frame, in units of lines. This field should only be written when the pattern generator is disabled.

### 8.6.3.8 PGAFS1 Register (Offset = 7h) [reset = 20h]

PGAFS1 is described in [Table 192](#).

Return to [Summary Table](#).

**Table 192. PGAFS1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PATGEN_AHW_7:0	R/W	20h	Active Horizontal Width: This field is the 8 least significant bits of the 12-bit Active Horizontal Width of the frame, in units of pixels. This field should only be written when the pattern generator is disabled.

### 8.6.3.9 PGAFS2 Register (Offset = 8h) [reset = 3h]

PGAFS2 is described in [Table 193](#).

Return to [Summary Table](#).

**Table 193. PGAFS2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	PATGEN_AVW_3:0	R/W	0h	Active Vertical Width: This field is the 4 least significant bits of the 12-bit Active Vertical Width of the frame, in units of lines. This field should only be written when the pattern generator is disabled.
3-0	PATGEN_AHW_11:8	R/W	3h	Active Horizontal Width: This field is the 4 most significant bits of the 12-bit Active Horizontal Width of the frame, in units of pixels. This field should only be written when the pattern generator is disabled.

### 8.6.3.10 PGAFS3 Register (Offset = 9h) [reset = 1Eh]

PGAFS3 is described in [Table 194](#).

Return to [Summary Table](#).

**Table 194. PGAFS3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PATGEN_AVW_11:4	R/W	1Eh	Active Vertical Width: This field is the 8 most significant bits of the 12-bit Active Vertical Width of the frame, in units of lines. This field should only be written when the pattern generator is disabled.

### 8.6.3.11 PGHSW Register (Offset = Ah) [reset = Ah]

PGHSW is described in [Table 195](#).

Return to [Summary Table](#).

**Table 195. PGHSW Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PATGEN_HSW	R/W	Ah	Horizontal Sync Width: This field controls the width of the Horizontal Sync pulse, in units of pixels. Valid values are 1-255. This field should only be written when the pattern generator is disabled.

### 8.6.3.12 PGVSW Register (Offset = Bh) [reset = 2h]

PGVSW is described in [Table 196](#).

Return to [Summary Table](#).

**Table 196. PGVSW Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PATGEN_VSW	R/W	2h	Vertical Sync Width: This field controls the width of the Vertical Sync pulse, in units of lines. Valid values are 1-255. This field should only be written when the pattern generator is disabled.

### 8.6.3.13 PGHBP Register (Offset = Ch) [reset = Ah]

PGHBP is described in [Table 197](#).

Return to [Summary Table](#).

**Table 197. PGHBP Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PATGEN_HBP	R/W	Ah	Horizontal Back Porch Width: This field controls the width of the Horizontal Back Porch, in units of pixels. Valid values are 1-255. This field should only be written when the pattern generator is disabled.

### 8.6.3.14 PGVBP Register (Offset = Dh) [reset = 2h]

PGVBP is described in [Table 198](#).

Return to [Summary Table](#).

**Table 198. PGVBP Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PATGEN_VBP	R/W	2h	Vertical back Porch Width: This field controls the width of the Vertical Back Porch, in units of lines. Valid values are 1-255. This field should only be written when the pattern generator is disabled.

### 8.6.3.15 PBSC Register (Offset = Eh) [reset = 3h]

PBSC is described in [Table 199](#).

Return to [Summary Table](#).

**Table 199. PBSC Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	RESERVED	R	0h	Reserved
3	RESERVED	R	0h	Reserved
2	PATGEN_HS_DIS	R/W	0h	Horizontal Sync Disable: Disable Horizontal Sync signaling when the pattern generator is in internal timing mode. This bit has no effect when the pattern generator is in external timing mode. This bit should only be written when the pattern generator is disabled.
1	PATGEN_VS_POL	R/W	1h	Vertical Sync Polarity: When 1, the pattern generator will invert the Vertical Sync signal when in internal timing mode. This bit has no effect when the pattern generator is in external timing mode. This bit should only be written when the pattern generator is disabled.

**Table 199. PBSC Register Field Descriptions (continued)**

Bit	Field	Type	Reset	Description
0	PATGEN_HS_POL	R/W	1h	Horizontal Sync Polarity: When 1, the pattern generator will invert the Horizontal Sync signal when in internal timing mode. This bit has no effect when the pattern generator is in external timing mode. This bit should only be written when the pattern generator is disabled

#### 8.6.3.16 PGFT Register (Offset = Fh) [reset = 1Eh]

PGFT is described in [Table 200](#).

Return to [Summary Table](#).

**Table 200. PGFT Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PATGEN_FTIME	R/W	1Eh	Frame Time: When Auto-Scrolling is enabled, this field controls the number of frames to display each pattern in increments of two frames. Valid register values are 1-255, giving a programmable range of even numbers between 2 and 510, inclusive.

#### 8.6.3.17 PGTSC Register (Offset = 10h) [reset = Ch]

PGTSC is described in [Table 201](#).

Return to [Summary Table](#).

**Table 201. PGTSC Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4-0	PATGEN_TSLOT	R/W	Ch	Time Slots: This field configures the number of enabled time slots for Auto-Scrolling. Valid Values are 1-16

#### 8.6.3.18 PGTSO1 Register (Offset = 11h) [reset = 21h]

PGTSO1 is described in [Table 202](#).

Return to [Summary Table](#).

**Table 202. PGTSO1 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	PATGEN_TS2	R/W	2h	Time Slot 2 Pattern: This field configures the pattern enabled in Time Slot 2. Valid values are 0-15
3-0	PATGEN_TS1	R/W	1h	Time Slot 1 Pattern: This field configures the pattern enabled in Time Slot 1. Valid values are 0-15

### 8.6.3.19 PGTSO2 Register (Offset = 12h) [reset = 43h]

PGTSO2 is described in [Table 203](#).

Return to [Summary Table](#).

**Table 203. PGTSO2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	PATGEN_TS4	R/W	4h	Time Slot 4 Pattern: This field configures the pattern enabled in Time Slot 4. Valid values are 0-15
3-0	PATGEN_TS3	R/W	3h	Time Slot 3 Pattern: This field configures the pattern enabled in Time Slot 3. Valid values are 0-15

### 8.6.3.20 PGTSO3 Register (Offset = 13h) [reset = 65h]

PGTSO3 is described in [Table 204](#).

Return to [Summary Table](#).

**Table 204. PGTSO3 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	PATGEN_TS6	R/W	6h	Time Slot 6 Pattern: This field configures the pattern enabled in Time Slot 6. Valid values are 0-15
3-0	PATGEN_TS5	R/W	5h	Time Slot 5 Pattern: This field configures the pattern enabled in Time Slot 5. Valid values are 0-15

### 8.6.3.21 PGTSO4 Register (Offset = 14h) [reset = 87h]

PGTSO4 is described in [Table 205](#).

Return to [Summary Table](#).

**Table 205. PGTSO4 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	PATGEN_TS8	R/W	8h	Time Slot 8 Pattern: This field configures the pattern enabled in Time Slot 8. Valid values are 0-15
3-0	PATGEN_TS7	R/W	7h	Time Slot 7 Pattern: This field configures the pattern enabled in Time Slot 7. Valid values are 0-15

### 8.6.3.22 PGTSO5 Register (Offset = 15h) [reset = A9h]

PGTSO5 is described in [Table 206](#).

Return to [Summary Table](#).

**Table 206. PGTSO5 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	PATGEN_TS10	R/W	Ah	Time Slot 10 Pattern: This field configures the pattern enabled in Time Slot 10. Valid values are 0-15
3-0	PATGEN_TS9	R/W	9h	Time Slot 9 Pattern: This field configures the pattern enabled in Time Slot 9. Valid values are 0-15

### 8.6.3.23 PGTSO6 Register (Offset = 16h) [reset = CBh]

PGTSO6 is described in [Table 207](#).

Return to [Summary Table](#).

**Table 207. PGTSO6 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	PATGEN_TS12	R/W	Ch	Time Slot 12 Pattern: This field configures the pattern enabled in Time Slot 12. Valid values are 0-15
3-0	PATGEN_TS11	R/W	Bh	Time Slot 11 Pattern: This field configures the pattern enabled in Time Slot 11. Valid values are 0-15

### 8.6.3.24 PGTSO7 Register (Offset = 17h) [reset = EDh]

PGTSO7 is described in [Table 208](#).

Return to [Summary Table](#).

**Table 208. PGTSO7 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	PATGEN_TS14	R/W	Eh	Time Slot 14 Pattern: This field configures the pattern enabled in Time Slot 14. Valid values are 0-15
3-0	PATGEN_TS13	R/W	Dh	Time Slot 13 Pattern: This field configures the pattern enabled in Time Slot 13. Valid values are 0-15

### 8.6.3.25 PGTSO8 Register (Offset = 18h) [reset = Fh]

PGTSO8 is described in [Table 209](#).

Return to [Summary Table](#).

**Table 209. PGTSO8 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	PATGEN_TS16	R/W	0h	Time Slot 16 Pattern: This field configures the pattern enabled in Time Slot 16. Valid values are 0-15
3-0	PATGEN_TS15	R/W	Fh	Time Slot 15 Pattern: This field configures the pattern enabled in Time Slot 15. Valid values are 0-15

### 8.6.3.26 PGBE Register (Offset = 19h) [reset = 0h]

PGBE is described in [Table 210](#).

Return to [Summary Table](#).

**Table 210. PGBE Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	PATGEN_BIST_ERRS	R	0h	Clear on read

### 8.6.3.27 PGCDC2 Register (Offset = 1Ah) [reset = 1h]

PGCDC2 is described in [Table 211](#).

Return to [Summary Table](#).

**Table 211. PGCDC2 Register Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	RESERVED	R	0h	Reserved
4-0	PATGEN_CDIV_M	R/W	1h	Clock Divider: This field configures the clock divider for the internally generated pixel clock. If PGCDC2:PGEN_CDIV_M is 1, the internal pixel clock frequency is nominally (200/N) MHz. If PGCDC2:PGEN_CDIV_M is greater than 1, the internal pixel clock frequency is nominally (800*M/N) MHz.



## 9 Application and Implementation

---

### 注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

---

### 9.1 Application Information

The DS90UH941AS-Q1, in conjunction with the DS90UH940N-Q1 or DS90UH948-Q1 deserializer, is intended to interface between a host (graphics processor) and a display, supporting 24-bit color depth (RGB888) and high-definition (1080p) digital video format. It can receive an 8-bit RGB stream with a pixel clock rate up to 210 MHz together with four I2S audio streams. The DS90UH941AS-Q1 can support up to 170MHz pixel clock when paired with DS90UH940N-Q1, and up to 192MHz pixel clock when paired with a DS90UH948-Q1.

## 9.2 Typical Application



**图 39. Typical Connection Diagram - STP**

## Typical Application (接下页)




图 40. Typical Connection Diagram - Coaxial

## Typical Application (接下页)

### 9.2.1 Design Requirements

The FPD-Link III interface supports only AC-coupled interconnects through an integrated DC-balanced decoding scheme. External AC-coupling capacitors must be placed in series in the FPD-Link III signal path as shown in 图 41 and 图 42.

表 212. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
VDDIO	1.8 V
AC Coupling Capacitor for STP: DOUT0± and DOUT1±	100 nF (50V / X7R / 0402)
AC Coupling Capacitor for Coaxial: DOUT0+ and DOUT1+	100 nF (50V / X7R / 0402)
AC Coupling Capacitor for Coaxial: DOUT0- and DOUT1-	47 nF (50V / X7R / 0402)

For applications using single-ended, 50-Ω coaxial cables, terminate the unused data pins (DOUT0-, DOUT1-) with an AC-coupling capacitor and a 50-Ω resistor.




图 41. AC-Coupled Connection (STP)




图 42. AC-Coupled Connection (Coaxial)

For high-speed FPD-Link III transmissions, the smallest available package should be used for the AC-coupling capacitor. This will help minimize degradation of signal quality due to package parasitics.

### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 High-Speed Interconnect Guidelines

See [AN-1108 Channel-Link PCB and Interconnect Design-In Guidelines](#) (SNLA008) and [AN-905 Transmission Line RAPIDESIGNER Operation and Applications Guide](#) (SNLA035) for full details.

- Use 100-Ω coupled differential pairs
- Use the S/2S/3S rule in spacings
  - S = space between the pair
  - 2S = space between pairs
  - 3S = space to LVCMOS signal
- Minimize the number of Vias
- Use differential connectors when operating above 500-Mbps line speed
- Maintain balance of the traces
- Minimize skew within the pair
- Terminate as close to the TX outputs and RX inputs as possible

Additional general guidance can be found in the [LVDS Owner's Manual](#) (SNLA187) on ti.com.

### 9.2.3 Application Curves




图 43. Serializer Output at 3.675Gbps, Dual FPD-Link 210 Mhz PCLK

## 10 Power Supply Recommendations

This device provides separate power and ground pins for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. The section provides guidance on which circuit blocks are connected to which power pins. In some cases, an external filter may be used to provide clean power to sensitive circuits such as PLLs.

### 10.1 VDD Power Supply

Each VDD power supply pin must have a 10-nF (or 100-nF) capacitor to ground connected as close as possible to the DS90UH941AS-Q1 device. TI recommends having additional decoupling capacitors (1  $\mu$ F and 10  $\mu$ F) and the pins connected to a solid power plane.

### 10.2 Power-Up and Initialization

There are two recommended power up sequences that can be used for the DS90UH941AS-Q1.

Sequence A:

1. Apply  $V_{DDIO}$  and  $V_{DD18}$ 
  - If 1.8-V  $V_{DDIO}$  option is selected,  $V_{DDIO}$  and  $V_{DD18}$  need to be supplied from the same power source.
  - If 3.3-V  $V_{DDIO}$  option is selected, power to the  $V_{DDIO}$  may be applied before or after  $V_{DD18}$ .
2.  $V_{DD11}$
3. Wait until all supplies have settled
4. Apply Pixel clock (either DSI clock or REFCLK(s))
5. Wait for the Pixel clock to stabilize within 0.5% of the target frequency
6. Assert PDB
7. Apply DSI inputs
8. Initialize the device

See [Figure 45](#).

The initialization sequence 941AS Init shown in [Figure 45](#) consists of any user-defined device configurations and the following:

1. If the device is powered up with the DSI inputs enabled (MODE\_SEL1 strap option), disable the DSI inputs by setting DISABLE\_DSI 0x01[3]=1 in the RESET\_CTL register.
2. Insert any user defined device configurations here.
3. Set TSKIP\_CNT field in DSI Indirect Register 0x05 based on the operating DSI clock frequency. See [THS-SKIP Programming](#) for more information.
4. Enable the DSI inputs by setting DISABLE\_DSI 0x01[3]=0 in the RESET\_CTL register.

Sequence B:

1. Apply  $V_{DDIO}$  and  $V_{DD18}$ 
  - If 1.8-V  $V_{DDIO}$  option is selected,  $V_{DDIO}$  and  $V_{DD18}$  need to be supplied from the same power source.
  - If 3.3-V  $V_{DDIO}$  option is selected, power to the  $V_{DDIO}$  may be applied before or after  $V_{DD18}$ .
2.  $V_{DD11}$
3. Wait until all supplies have settled
4. Assert PDB
5. Apply Pixel clock (either DSI clock or REFCLK(s))
6. Apply DSI inputs
7. Wait for the Pixel clock to stabilize within 0.5% of the target frequency
8. Initialize the device

See [Figure 46](#).


## Power-Up and Initialization (接下页)

The initialization sequence 941AS Init shown in 图 45 consists of any user-defined device configurations and the following:

1. Reset the device by setting DIGITAL\_RESET1 0x01[1]=1 in the RESET\_CTL register.
2. If the device is powered up with the DSI inputs enabled (MODE\_SEL1 strap option), disable the DSI inputs by setting DISABLE\_DSI 0x01[3]=1 in the RESET\_CTL register.
3. Insert any user defined device configurations here.
4. Set TSKIP\_CNT field in DSI Indirect Register 0x05 based on the operating DSI clock frequency. See [THS-SKIP Programming](#) for more information.
5. Enable the DSI inputs by setting DISABLE\_DSI 0x01[3]=0 in the RESET\_CTL register.

**表 213. Timing Diagram for the Power-Up and Initialization Sequences**

	PARAMETER	MIN	TYP	MAX	UNIT	NOTES
t <sub>r0</sub>	VDD18 / VDDIO rise time	0.2			ms	@ 10/90%
t <sub>r1</sub>	VDD11 rise time	0.05			ms	@ 10/90%
t <sub>0</sub>	VDD18 / VDDIO to VDD11 delay	0			ms	
t <sub>1</sub>	VDDx to PDB delay	0			ms	Release PDB after all supplies are up and stable.
t <sub>2</sub>	PDB to I2C ready (IDX and MODE valid) delay	2			ms	
t <sub>3</sub>	PDB negative pulse width required for the device reset	2			ms	Hard reset
t <sub>4</sub>	DSI delay time	0			ms	Apply DSI after PDB is released.
t <sub>5</sub>	Pixel Clock delay time	0			ms	Apply Pixel clock (DSI Clock or REFCLK(s)) after all supplies are up. The clock may be applied independent of PDB state, however, if applied before PDB, then Sequence A should be followed, or else, sequence B should be followed.
t <sub>6</sub>	Pixel Clock Stable to Initialization delay time	1			μs	Pixel clock (DSI Clock or REFCLK(s)) frequency must be within 0.5% of the target frequency and stable before device initialization (Sequence B) or PDB release (Sequence A).




<sup>(\*)</sup> It is recommended to assert PDB (active High) with a microcontroller rather than an RC filter network to help ensure proper sequencing of PDB pin after settling of power supplies.

Copyright © 2018, Texas Instruments Incorporated

**图 44. Power-Up Sequence**






<sup>(1)</sup> Pixel clock is a clock reference for the FPD-Link III transceiver. Depending on the mode of operation, the pixel clock may be derived from a DSI clock, an external clock source, or an internal clock reference.

Copyright © 2018, Texas Instruments Incorporated

45. Initialization Sequence A



<sup>(1)</sup> Pixel clock is a clock reference for the FPD-Link III transceiver. Depending on the mode of operation, the pixel clock may be derived from a DSI clock, an external clock source, or an internal clock reference.

Copyright © 2018, Texas Instruments Incorporated

**图 46. Initialization Sequence B**

## 11 Layout

### 11.1 Layout Guidelines

Circuit board layout and stack-up for the FPD-Link III serializer and deserializer devices should be designed to provide low-noise power to the device. Good layout practice will also separate high frequency or high-level inputs and outputs to minimize unwanted stray noise, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mil) for power / ground sandwiches. This arrangement uses the plane capacitance for the PCB power system and has low-inductance, which has proven effectiveness especially at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.01  $\mu\text{F}$  to 0.1  $\mu\text{F}$ . Tantalum capacitors may be in the 2.2- $\mu\text{F}$  to 10- $\mu\text{F}$  range. The voltage rating of the tantalum capacitors should be at least 5X the power supply voltage being used.

TI recommends surface mount capacitors due to their smaller parasitic properties. When using multiple capacitors per supply pin, place the smaller value closer to the pin. A large bulk capacitor is recommended at the point of power entry. This is typically in the 50- $\mu\text{F}$  to 100- $\mu\text{F}$  range and smooths low-frequency switching noise. TI recommends that the user connect the power and ground pins directly to the power and ground planes, and place a via on both ends of the bypass capacitors connected to the plane. Connecting the power or ground pins to an external bypass capacitor increases the inductance of the path.

A small body size X7R chip capacitor, such as 0603 or 0402, is recommended for external bypass. Its small body size reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20 MHz to 30 MHz. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also common practice to use two vias from the power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power and ground pins for different portions of the circuit. This is done to isolate the switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. See the Pin Functions table in the [Pin Configuration and Functions](#) section for guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter may be used to provide clean power to sensitive circuits such as PLLs.

Place DSI signals away from the FPD-Link III lines to prevent coupling from the DSI lines to the FPD-Link III lines. A single-ended impedance of 50  $\Omega$  for coaxial interconnect and a differential impedance of 100  $\Omega$  are typically recommended for STP interconnect. The closely coupled lines help to ensure that coupled noise appears as common-mode and thus is rejected by the receivers. The tightly coupled lines also radiate less.

#### 11.1.1 Ground

TI recommends that a consistent ground plane reference for the high-speed signals in the PCB design to provide the best image plane for signal traces running parallel to the plane.

Connect the thermal pad of the DS90UH941AS-Q1 to this plane with vias. At least 9 thermal vias are necessary from the device center DAP to the ground plane. They connect the device ground to the PCB ground plane, as well as conduct heat from the exposed pad of the package to the PCB ground plane. Information on the VQFN style package is provided in the TI [AN-1187 Leadless Leadframe Package \(LLP\)](#) application note (SNOA401).

#### 11.1.2 Routing FPD-Link III Signal Traces

Routing the FPD-Link III signal traces between the DOUT $\pm$  pins and the connector is one of the most critical pieces of a successful DS90UH941AS-Q1 PCB layout. [图 47](#) shows an example PCB layout of the DS90UH941AS-Q1 configured for interface to a companion deserializer module over a STQ cable. For additional PCB layout details of the example, check the DS90Ux941AS-Q1EVM User's Guide.

## Layout Guidelines (接下页)

The following list provides essential recommendations for routing the FPD-Link III signal traces between the DS90UH941AS-Q1 TX pins (DOUT $\pm$ ) and the connector.

- The routing of the FPD-Link III traces may be all on the top layer or partially embedded in middle layers if EMI is a concern.
- The AC-coupling capacitors should be on the top layer and close to the DS90UH941AS-Q1 TX pins.
- Route the DOUT traces between the AC-coupling capacitor and the connector as a 100- $\Omega$  differential or 50- $\Omega$  single-ended micro-strips with tight impedance control ( $\pm 10\%$ ). Calculate the proper width of the traces based on the PCB stack-up.
- If routing as 100- $\Omega$ , differential micro-strips, keep intra-pair length mismatch to  $< 5$  mils.
- If routing as 50- $\Omega$ , single-ended micro-strips, route the DOUT+ traces with minimum coupling to the DOUT+ traces ( $S > 3W$ ).
- Consult with connector manufacturer for optimized connector footprint. If the connector is mounted on the same side as the IC, minimize the impact of the through-hole connector stubs by routing the high-speed signal traces on the opposite side of the connector mounting side.
- When choosing to implement a common mode choke for common mode noise reduction, minimize the effects of any mismatch.

### 11.1.3 Routing DSI Signal Traces

1. Route DSI signal pairs with controlled 100- $\Omega$  differential impedance ( $\pm 20\%$ ) or 50- $\Omega$  single-ended impedance ( $\pm 15\%$ ).
2. Keep away from other high-speed signals.
3. Keep intra-pair length mismatch to  $< 5$  mils.
4. Keep inter-pair length mismatch to  $< 50$  mils within a single DSI RX port. DSI RX Port 0 differential traces do not need to match DSI Port 1 differential traces.
5. Length matching should be near the location of mismatch.
6. Each pair should be separated at least by 3 times the signal trace width.
7. Keep the use of bends in differential traces to a minimum. When bends are used, the number of left and right bends must be as equal as possible, and the angle of the bend should be  $\geq 135$  degrees. This arrangement minimizes any length mismatch caused by the bends and therefore minimizes the impact that bends have on EMI.
8. Keep the number of VIAS to a minimum. TI recommends keeping the VIA count to 2 or fewer.
9. Keep traces on layers adjacent to ground plane.
10. Do NOT route differential pairs over any plane splits.
11. Adding Test points causes impedance discontinuity and therefore negatively impacts signal performance. If test points are used, place them in series and symmetrically. Test points must not be placed in a manner that causes a stub on the differential pair.

## 11.2 Layout Example

图 47 PCB layout example is derived from the layout design of the DS90UH941AS-Q1EVM Evaluation Board. The graphic and layout description are used to determine proper routing when designing the Serializer board. The high-speed FPD-Link III traces are routed differentially to the connector. The traces are buried in an internal layer with a GND layer and power layer on each adjacent layer. Burying the traces helps reduce emissions, and it is important not to route other high-speed signals near these critical signal traces. The 100-Ω, differential characteristic impedance and 50-Ω, single-ended characteristic impedance traces are maintained as much as possible for both STP and coax applications. For layout of a coax board, 100-Ω coupled traces should be used with the DOUT- termination near to the connector.

图 47 shows the high-speed FPD-Link III traces close to the DOUT± pins. The AC-coupling capacitors and the common-mode choke are placed closely together so that the impedance discontinuity appears as tightly grouped as possible.




图 47. DS90UH941AS-Q1 Serializer Example Layout

## 12 器件和文档支持

### 12.1 文档支持

#### 12.1.1 相关文档

请参阅如下相关文档：

- 《焊接规格应用报告》，SNOA549
- 《IC 封装热指标应用报告》，SPRA953
- 《通道链路 PCB 和互连设计指南》，SNLA008
- 《传输线路 RAPIDESIGNER 操作和应用指南》，SNLA035
- 《LVDS 用户手册》，SNLA187
- 《通过具有双向控制通道的 FPD-Link III 进行 I2C 通信》，SNLA131
- 《使用 DS90Ux92x FPD-Link III 器件的 I2S 音频接口》，SNLA221
- 《探索 720p FPD-Link III 器件的内部测试图案生成特性》，SNLA132
- 《I2C 总线上拉电阻器计算》(SLVA689)
- FPD-Link 学习中心
- 《一种适用于 FPD-Link III SerDes 的 EMC/EMI 系统设计和测试方法》(SLYT719)
- 《按照车用 EMC/EMI 要求进行成功设计的 10 个技巧》(SLYT636)

### 12.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.4 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 12.5 Glossary

**SLYZ022** — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

## 重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2019 德州仪器半导体技术（上海）有限公司

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DS90UH941ASRTDRQ1	ACTIVE	VQFN	RTD	64	2000	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 105	UH941ASQ	<a href="#">Samples</a>
DS90UH941ASRTDTQ1	ACTIVE	VQFN	RTD	64	250	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-40 to 105	UH941ASQ	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






## GENERIC PACKAGE VIEW

**RTD 64**

**VQFNP - 0.9 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4205146/D

### VQFN - 0.9 mm max height

[illegible]


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT



RTD0064F

VQFN - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:8X



SOLDER MASK DETAILS

4223128/A 08/2016

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slue271](http://www.ti.com/lit/slue271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RTD0064F

VQFN - 0.9 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 65:  
65% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:8X

4223128/A 08/2016

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](https://www.ti.com.cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2021 德州仪器半导体技术（上海）有限公司