



SN65LVDS822 Flatlink™ LVDS 接收器

1 特性

- 4:27 LVDS 到 CMOS 解串器
- 对于 160 × 120 至 1024 × 600 范围内的分辨率，像素时钟范围为 4MHz 至 54MHz
- 具有 14x 采样的特殊 2:27 模式允许只使用 2 条数据信道
- 具有 3 路可选 CMOS 转换率的极低电磁干扰 (EMI)
- 支持单个 3.3V 电源；V_{DDIO} 允许 1.8V 至 3.3V 电压范围，可提供灵活的面板支持
- 时钟输出为上升或下降边沿
- 针对灵活印刷电路板 (PCB) 布局布线的总线交换特性
- 集成型可切换输入端接
- 所有输入引脚是故障安全的；±3kV 人体模型 (HBM) 静电放电 (ESD) 保护
- 7mm x 7mm 48 引脚超薄四方扁平无引线 (VQFN)，0.5mm 间距
- 与 TIA/EIA-644-A 发送器兼容

2 应用范围

- 打印机
- 具有一个 LCD 的装置
- 数码照相机

3 说明

SN65LVDS822 是一种高级 Flatlink™ 低压差分信号 (LVDS) 接收器，采用现代化 CMOS 工艺。该器件具有几个独特的功能，其中包括 3 个可选 CMOS 输出转换率，1.8V 至 3.3V 的 CMOS 输出电压支持，一个引脚分配交换选项，集成差分端接（可配置），一个自动低功耗模式和 4:27 和 2:27 解串化模式。它与诸如 SN75LVDS83B、SN65LVDS93A 的 TI FlatLink™ 发送器以及符合 TIA/EIA 644-A 标准的标准工业用 LVDS 发送器兼容。


SN65LVDS822 特有一个自动低功耗待机模式，当 LVDS 时钟被禁用时激活。此器件在将低压施加到引脚 SHTDN# 上时进入一个平均低功耗关断模式。

SN65LVDS822 采用 48 引脚 7mm x 7mm 塑料四方扁平无引线 (QFN) 封装，封装的焊球间距为 0.5mm，并且可在 -40°C 至 85°C 的工业环境温度范围内使用。

器件信息⁽¹⁾

部件号	封装	封装尺寸（标称值）
SN65LVDS822	VQFN (48)	7.00mm x 7.00mm

(1) 如需了解所有可用封装，请见数据表末尾的可订购产品附录。



目录

1	特性	1	9	Detailed Description	19
2	应用范围	1	9.1	Overview	19
3	说明	1	9.2	Functional Block Diagram	19
4	修订历史记录	2	9.3	Feature Description	20
5	说明（继续）	3	9.4	Device Functional Modes	21
6	Pin Configuration and Functions	4	10	Application and Implementation	22
7	Specifications	7	10.1	Application Information	22
7.1	Absolute Maximum Ratings	7	10.2	Typical Application	24
7.2	Handling Ratings	7	11	Power Supply Recommendations	26
7.3	Recommended Operating Conditions	8	11.1	Decoupling Capacitor Recommendations	26
7.4	Thermal Information	9	12	Layout	26
7.5	DC Electrical Characteristics	10	12.1	Layout Guidelines	26
7.6	Power Supply Characteristics	10	12.2	Layout Example	27
7.7	Switching Characteristics	11	13	器件和文档支持	28
7.8	Typical Characteristics	16	13.1	商标	28
8	Parameter Measurement Information	17	13.2	静电放电警告	28
8.1	Test Patterns	17	13.3	术语表	28
			14	机械封装和可订购信息	28

4 修订历史记录

Changes from Revision A (October 2013) to Revision B	Page
已添加 引脚配置和功能部分，处理额定值表，特性描述部分，器件功能模式，应用和实施部分，电源相关建议部分，布局部分，器件和文档支持部分以及机械、封装和可订购信息部分	1


5 说明（继续）


在标准 7x 模式下支持 4MHz 至 54MHz 的时钟频率范围，可与数据速率在 28Mbps 至 378Mbps 之间的 LVDS 数据一同使用。对于 56Mbps 至 378Mbps 的 LVDS 的数据速率，此 14x 模式支持 4MHz 至 27MHz 的频率。LVDS 时钟频率始终与 CMOS 输出时钟频率相匹配。为了实现正常运行，在时钟线路上监视直流共模电压。此器件的设计可支持 1/16 VGA (160 × 120) 至 1024 × 600 范围内的分辨率，每秒 60 帧，24 位彩色。

SN65LVDS822 特有一个自动低功耗待机模式，当 LVDS 时钟被禁用时激活。此器件在将低压施加到引脚 SHTDN# 上时进入平均低功耗关断模式。在这两个低功耗模式中，所有 CMOS 输出驱动为低电平。所有输入引脚具有故障安全保护功能，此功能在电源电压为高值且稳定前，可防止器件损坏。

SN65LVDS822 采用 48 引脚 7mm x 7mm 塑料四方扁平无引线 (QFN) 封装，封装的焊球间距为 0.5mm，并且可在 -40°C 至 85°C 的工业环境温度范围内使用。

6 Pin Configuration and Functions





SN65LVDS822

ZHCSBQ4B – SEPTEMBER 2013–REVISED SEPTEMBER 2014

www.ti.com.cn
Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
A0P, A0N	26, 25	LVDS Input	LVDS Data Lane 0
A1P, A1N	28, 27		LVDS Data Lane 1
A2P, A2N	30, 29		LVDS Data Lane 2
A3P, A3N	34, 33		LVDS Data Lane 3
CLKP, CLKN	32, 31		LVDS Clock
	(SWAP = L / H)	CMOS Output	Data bus output
D0	22 / 38		
D1	21 / 39		
D2	20 / 40		
D3	19 / 42		
D4	18 / 46		
D5	16 / 47		
D6	13 / 2		
D7	12 / 3		
D8	11 / 4		
D9	10 / 5		
D10	9 / 7		
D11	8 / 8		
D12	4 / 11		
D13	3 / 12		
D14	2 / 13		
D15	1 / 14		
D16	48 / 15		
D17	47 / 16		
D18	40 / 20		
D19	39 / 21		
D20	38 / 22		
D21	15 / 48		
D22	14 / 1		
D23	7 / 9		
D24	5 / 10		
D25	46 / 18		
D26	42 / 19		
CLKOUT	41		Clock output for the data bus

Pin Functions (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
SWAP	45	CMOS Input	Selects the CMOS output pinout, and also controls differential input termination. Low – Default pinout, R_{ID} connected Floating – Default pinout, R_{ID} disconnected (requires external termination) High – Swapped pinout, R_{ID} connected
MODE14	36		Sets the number of LVDS serial bits per lane per clock period. Low – 7 bits (see Figure 16) High – 14 bits; only lanes A0 and A2 are used (see Figure 17)
CLKPOL	23		CLKOUT polarity Low – D[26:0] is valid during the CLKOUT falling edge Floating – Reserved; do not use High – D[26:0] is valid during the CLKOUT rising edge
SHTDN#	37		Shutdown Mode; Active-Low
SLEW	35		Sets the CMOS output slew rate Low – Slowest rise/fall time Floating – Medium rise/fall time High – Fastest rise/fall time
VDD	24, 44	Power Supply	Main power supply; 3.3 V
VDDIO	6, 17, 43		Power supply for CMOS outputs; 1.8 V to 3.3 V
GND	Thermal Pad		Reference Ground

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
Supply voltage range ⁽²⁾ , V_{DD} , V_{DDIO}		–0.3	4	V
Voltage range at any input terminal	When $V_{DDIO} > 0$ V	–0.5	4	V
Voltage range at any output terminal	When $V_{DDIO} \leq 0$ V	–0.5	$V_{DDIO} + 0.7$	
Maximum junction temperature, T_J			125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#) is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminals

7.2 Handling Ratings

			MIN	MAX	UNIT
T_{stg}	Storage temperature range		–65	150	°C
$V_{(ESD)}$	Electrostatic discharge	Human body model ⁽¹⁾ (all pins)	–3	3	V
		Charged device model ⁽²⁾ (all pins)	–1.5	1.5	

(1) In accordance with JEDEC Standard 22, Test Method A114-B

(2) In accordance with JEDEC Standard 22, Test Method C101

SN65LVDS822

ZHCSBQ4B – SEPTEMBER 2013–REVISED SEPTEMBER 2014

www.ti.com.cn
7.3 Recommended Operating Conditions

		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
V _{DD}	Main power supply				3	3.3	3.6	V
V _{DDIO}	Power supply for CMOS outputs				1.65		3.6	V
V _{NOISE}	Power supply noise (peak-to-peak)	f _{NOISE} < 1 MHz				100	mV	
		f _{NOISE} > 1 MHz				50		
T _A	Operating free-air temperature				−40		85	°C
T _C	Case temperature						98	°C
LVDS CLOCK (CLKP, CLKN)								
f _{CLK}	LVDS clock frequency	MODE14 = Low		4		54	MHz	
		MODE14 = High		4		27		
		Standby Mode				0.5		
t _{DC}	LVDS clock duty cycle	MODE14 = Low		57%				
		MODE14 = High		50%				
LVDS INPUTS (A0P, A0N, A1P, A1N, A2P, A2N, A3P, A3N, CLKP, CLKN)								
V _{ID}	Input differential voltage ⁽¹⁾	V _{AXP} − V _{AXN} and V _{CLKP} −V _{CLKN}		90		600	mV	
ΔV _{ID}	Input differential voltage variation between lanes			−10%		10%		
V _{CM}	Input common mode voltage ⁽¹⁾			V _{ID} /2		2.4 - V _{ID} /2	V	
ΔV _{CM}	Input common mode voltage variation between lanes			−100		100	mV	
t _{R/F(VID)}	LVDS V _{ID} rise/fall time ⁽²⁾	MODE14 = Low	f _{CLK} = 4 MHz to 14 MHz	3		ns		
			f _{CLK} = 14 MHz to 22 MHz	2				
			f _{CLK} = 22 MHz to 30 MHz	1.5				
			f _{CLK} = 30 MHz to 54 MHz	1				
		MODE14 = High	f _{CLK} = 4 MHz to 7 MHz	3				
			f _{CLK} = 7 MHz to 11 MHz	2				
			f _{CLK} = 11 MHz to 15 MHz	1.5				
			f _{CLK} = 15 MHz to 27 MHz	1				
CMOS OUTPUTS (D[26:0], CLKOUT)								
C _L	Capacitive load on the outputs			10			pF	

 (1) See [Figure 1](#).

 (2) See [Figure 6](#). Defined from 20% to 80% of the differential voltage transition. Faster edge rates are generally preferred, as they provide more timing margin.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SN65LVDS822	UNIT
		RGZ	
		48 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	30.1	°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance ⁽³⁾	18.1	
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	6.9	
ψ_{JT}	Junction-to-top characterization parameter ⁽⁵⁾	0.2	
ψ_{JB}	Junction-to-board characterization parameter ⁽⁶⁾	6.9	
θ_{JCbott}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	0.7	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

7.5 DC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
LVDS INPUTS (A0P, A0N, A1P, A1N, A2P, A2N, A3P, A3N, CLKP, CLKN)					
R _{ID}	Differential input termination resistance ⁽¹⁾	SWAP = Low or High	80	132	Ω
C _{ID}	Differential input capacitance	Measured across differential pairs	1		pF
R _{PU}	Pull-up resistor for standby detection	Measured from each input to V _{DD}	90		kΩ
I _I	Input leakage current	V _{DD} = 3.6 V; R _{ID} disconnected; One P/N terminal is swept from 0 V to 2.4 V while the other is 1.2 V		70	μA
CMOS INPUTS (SWAP, MODE14, CLKPOL, SHTDN#, SLEW)					
C _{IN}	Input capacitance for CMOS inputs		2		pF
V _{IK}	Input clamp voltage	I _I = -18 mA	-1.2		V
V _{IH}	High-level input voltage		0.8 x V _{DD}		V
V _{IL}	Low-level input voltage			0.2 x V _{DD}	V
3-STATE CMOS INPUTS (SWAP, CLKPOL, SLEW)					
V _F	Floating voltage	V _{IN} = High impedance	V _{DD} /2		V
I _{IH}	High-level input current (through pull-down)	V _{IN} = 3.6 V		36	μA
I _{IL}	Low-level input current (through pull-up)	V _{IN} = GND, V _{DD} = 3.6 V	-36		μA
2-STATE CMOS INPUTS (MODE14, SHTDN#)					
I _{IH}	High-level input current (through pull-down)	V _{IN} = 3.6 V		20	μA
I _{IL}	Low-level input current	V _{IN} = GND	0		μA
CMOS OUTPUTS (D[26:0], CLKOUT)					
V _{OH}	High-level output voltage	SLEW = Low; I _{OH} = -250 μA	0.8 x V _{DDIO}	V _{DDIO}	V
		SLEW = Floating; I _{OH} = -500 μA	0.8 x V _{DDIO}	V _{DDIO}	
		SLEW = High; I _{OH} = -1.33 mA	0.8 x V _{DDIO}	V _{DDIO}	
V _{OL}	Low-level output voltage	SLEW = Low; I _{OL} = 250 μA	0	0.5	V
		SLEW = Floating; I _{OL} = 500 μA	0	0.5	
		SLEW = High; I _{OL} = 1.33 mA	0	0.5	

 (1) When V_{DD} = 0 V, the connection of R_{ID} is unknown.

7.6 Power Supply Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS ⁽¹⁾⁽²⁾		TYP	MAX ⁽¹⁾	UNIT
I _{DD}	Total average supply current of V _{DD} and V _{DDIO}	Grayscale pattern; outputs terminated with 10 pF; MODE14 = Low, V _{DD} = 3.3 V, V _{DDIO} = 1.8 V	SLEW = Low; f _{CLK} = 10 MHz	24.6	mA
		Grayscale pattern; outputs terminated with 10pF; MODE14 = Low, V _{DD} = V _{DDIO} = 3.3 V	SLEW = Low; f _{CLK} = 10 MHz	25.7	
			SLEW = Float; f _{CLK} = 20 MHz	30.9	
	1010 pattern; outputs terminated with 10 pF; MODE14 = Low, V _{DD} = V _{DDIO} = 3.6 V		SLEW = High; f _{CLK} = 54 MHz	51.5	mA
			SLEW = Float; f _{CLK} = 20 MHz	48.2	
	Standby Mode	LVDS inputs are open; CMOS inputs held static; Outputs terminated with 10 pF	SLEW = High; f _{CLK} = 54 MHz	101.7	124
			SLEW = High; f _{CLK} = 54 MHz	101.7	
P _D	Power Dissipation	Grayscale pattern; outputs terminated with 10 pF; MODE14 = Low, V _{DD} = 3.3 V, V _{DDIO} = 1.8 V	SLEW = Low; f _{CLK} = 10 MHz	83	mW
	1010 pattern; outputs terminated with 10 pF; MODE14 = Low, V _{DD} = V _{DDIO} = 3.6 V		SLEW = High; f _{CLK} = 54 MHz	366	446

(1) Grayscale and 1010 test patterns are described by 图 5 to 图 6 and 表 1 to 表 2.

 (2) Standby Mode can be entered in two ways: f_{CLK} = zero to 500 kHz, or a high V_{CM} on the LVDS clock. If the LVDS transmitter device disables its clock driver to a high-impedance state, the SN65LVDS822's integrated R_{PU} will pull V_{CM} high for the lower-power Standby state.

7.7 Switching Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
INPUT TO OUTPUT RESPONSE TIME							
t _{PD}	Propagation delay of data	Measured from CLK input to CLKOUT		2.4/f _{CLK}			s
t _{PWRUP}	Enable time, exiting Shutdown	From Shutdown Mode, time from SHTDN# pulled High to valid output data (see 图 9)		2			ms
t _{WAKE}	Enable time, exiting Standby	From Standby Mode, time from when CLK input starts switching to valid output data		2			ms
t _{PWRDN}	Disable time, entering Shutdown	From Active Mode, time from SHTDN# pulled Low until all outputs are static-Low		11			μs
t _{STANDBY}	Disable time, entering Standby	From Active Mode, time from CLK input stopping until all outputs are static-Low		3			μs
f _{BW}	PLL bandwidth ⁽¹⁾	Tested from CLK input to CLKOUT		6% x f _{CLK}			Hz
LVDS INPUTS (A0P, A0N, A1P, A1N, A2P, A2N, A3P, A3N, CLKP, CLKN)							
t _{RSKM}	Receiver input skew margin ^{(2) (3) (4)}	t _{R/F(VID)} = 600 ps V _{ID} = 90 mV See 图 2	MODE14 = Low	1/(14 x f _{CLK}) – 620E-12			s
			MODE14 = High	1/(28 x f _{CLK}) – 620E-12			
t _{SU1}	LVDS data setup time required before internal clock edge			620			ps
t _{H1}	LVDS data hold time required after internal clock edge			620			ps
CMOS OUTPUTS (D[26:0], CLKOUT)							
t _{DCYC}	Duty cycle of CLKOUT	MODE14 = Low	CLKPOL = Low	43%			
			CLKPOL = High	57%			
			MODE14 = High	50%			
t _{R/F}	CMOS output rise and fall time (20% to 80%)	C _L = 10 pF	SLEW = Low	10	15	20	ns
			SLEW = Floating	5	7.5	10	
			SLEW = High	1.3	2.1	3	
t _{SU2}	Setup time available for the downstream receiver ⁽⁵⁾	MODE14 = Low; C _L = 10 pF	SLEW = Low	0.38/f _{CLK} – 2.2E-9			s
			SLEW = Floating	0.38/f _{CLK} – 1.2E-9			
			SLEW = High	0.38/f _{CLK} – 0.7E-9			
		MODE14 = High; C _L = 10 pF	SLEW = Low	0.45/f _{CLK} – 2.5E-9			
			SLEW = Floating	0.45/f _{CLK} – 1.5E-9			
			SLEW = High	0.45/f _{CLK} – 1E-9			
t _{H2}	Hold time available for the downstream receiver ⁽⁵⁾	MODE14 = Low; C _L = 10 pF	SLEW = Low	0.52/f _{CLK} – 18.2E-9			s
			SLEW = Floating	0.52/f _{CLK} – 9.2E-9			
			SLEW = High	0.52/f _{CLK} – 3.7E-9			
		MODE14 = High; C _L = 10 pF	SLEW = Low	0.45/f _{CLK} – 18.5E-9			
			SLEW = Floating	0.45/f _{CLK} – 9.5E-9			
			SLEW = High	0.45/f _{CLK} – 4E-9			

- (1) The PLL bandwidth describes the typical highest modulation frequency that can be tracked. If the LVDS transmitter device generates a spread spectrum, the LVDS clock and data must stay synchronized throughout modulation. The SN65LVDS822 will track and pass through modulation, and the downstream CMOS receiver must be able to track it.
- (2) Receiver Input Skew Margin (t_{RSKM}) is the timing margin available for transmitter output pulse position (t_{PPOS}), interconnect skew, and interconnect inter-symbol interference. t_{RSKM} represents the remainder of the serial bit time not taken up by the receiver strobe uncertainty. The t_{RSKM} assumes a bit error rate better than 10^{-12} .
- (3) t_{RSKM} is indirectly proportional to: internal setup and hold time uncertainty, ISI, duty cycle distortion from the front end receiver, skew mismatch between LVDS clock and data, and PLL cycle-to-cycle jitter.
- (4) LVDS input timing defined here is based on a simulated statistical analysis across process, voltage, and temperature ranges.
- (5) See [Figure 3](#) and [Figure 4](#).




图 1. FlatLink™ Input Voltage Definitions




图 2. LVDS Input Timing (MODE14 = Low)




图 3. CMOS Output Timing (CLKPOL = Low)




图 4. CMOS Output Timing (CLKPOL = High)




图 5. Time to Exit Shutdown Mode





图 6. LVDS Rise/Fall Time (Differential Voltage)

7.8 Typical Characteristics



8 Parameter Measurement Information




图 9. CMOS Output Test Circuit

8.1 Test Patterns




图 10. Grayscale Pattern (CLKPOL = Low); Used for Typical Power Data

表 1. Grayscale Pattern Data;
Repeats Every 16 Words

Word	D[26:0]
1	0x7000000
2	0x7080808
3	0x7040404
4	0x70C0C0C
5	0x7020202
6	0x70A0A0A
7	0x7060606
8	0x70E0E0E
9	0x7010101
10	0x7090909
11	0x7050505
12	0x70D0D0D
13	0x7030303
14	0x70B0B0B
15	0x7070707
16	0x70F0F0F

SN65LVDS822

ZHCSBQ4B – SEPTEMBER 2013–REVISED SEPTEMBER 2014


www.ti.com.cn


图 11. 1010 Pattern (CLKPOL = Low); Used for Maximum Power Data

**表 2. 1010 Pattern Data;
Repeats Every 2 Words**


Word	D[26:0]
1	0x2AAAAAA
2	0x5555555

9 Detailed Description

9.1 Overview

The SN65LVDS822 implements five low-voltage differential signal (LVDS) line receivers: 4 data lanes and 1 clock lane. The clock is internally multiplied by 7 or 14 (depending on pin MODE14), and used for sampling LVDS data. The device operates in either 4-lane 7x mode, or 2-lane 14x mode. Each input lane contains a shift register that converts serial data to parallel. 27 total bits per clock period are deserialized and presented on the CMOS output bus, along with a clock that uses either rising- or falling-edge alignment.

9.2 Functional Block Diagram





9.3 Feature Description

9.3.1 Unused LVDS Data Lanes

When MODE14 = Low and fewer than 4 data lanes are used, or when MODE14 = High and only 1 data lane is used, it's recommended that the unused lanes are biased with a constant differential voltage. This prevents high-frequency noise from toggling the unused receiver, which injects noise into the device. This is not a hard requirement, but it's standard best-practice, and the amount of noise varies system-to-system.

Two implementations are shown below, depending on whether the internal termination R_{ID} is connected. A reasonable choice for R1 and R2 is 5k Ω , which produce a nominal V_{ID} of 34 mV and 0.3 mA of static current. Smaller resistors increase V_{ID} and noise floor margin, as well as static current.


 图 12. Bias When R_{ID} is Connected

 图 13. Bias When R_{ID} is Disconnected

9.3.2 Tying CMOS Inputs With Resistors

The I_{IH}/I_{IL} specifications indicate that 2-state CMOS input pins have an internal pull-down that's a minimum size of 180 k Ω , and 3-state CMOS input pins have an internal pull-up and pull-down that are a minimum size of 100 k Ω .




图 14. 2-State CMOS Input




图 15. 3-State CMOS Input

CMOS inputs may be directly connected to V_{DD} or GND, or tied through a resistor. Using a resistor creates a voltage divider network, so it's important to use a small enough resistor to satisfy V_{IH}/V_{IL} at the pin, and to have voltage margin for system noise. When using a resistor, 5 k Ω or smaller is recommended. Of course, 3-state inputs may be left unconnected to select their floating pin state.

9.4 Device Functional Modes

9.4.1 Active Modes

9.4.1.1 4-Lanes 7-Bit Mode




图 16. Data Bits Within the LVDS Stream (MODE14 = Low)

9.4.1.2 2-Lanes 14-Bit Mode




图 17. Data Bits Within the LVDS Stream (MODE14 = High)

9.4.2 Low-Power Modes

9.4.2.1 Standby Mode

In order to decrease the power consumption, the SN65LVDS822 automatically enters to standby when the LVDS clock is inactive.

9.4.2.2 Shutdown Mode

This is the lower-power mode, and the SN65LVDS822 enters to this mode only when the SHTDN# terminal is tied to low.

注

In both low-power modes, all CMOS outputs drive low. All input pins have failsafe protection that prevents damage from occurring before power supply voltages are high and stable.

10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Color Bit Mapping

The SN65LVDS822 is a simple deserializer that ignores bit representation in the LVDS stream. The CMOS output pin order was chosen so that if the color mapping within the LVDS stream matches the common VESA standard, the parallel output bus of red/green/blue fans out sequentially, which matches the order that many LCD panels require. Some LCD panels require a reversed order; for those, set pin “SWAP” high to reverse the output bus and simplify PCB routing. 图 19 shows the application setup when SWAP is in different statuses.

Any color bit mapping is supported, by correctly connecting the output to the panel. However, bit “RSV” is ignored and unavailable for use.





图 18. Common VESA Color Bit Mapping

Application Information (接下页)



NOTE: NA – not applicable, these unused inputs should be left open

图 19. Pin Assignments With SWAP

10.2 Typical Application




图 20. Typical Application

10.2.1 Design Requirements

DESIGN PARAMETERS	VALUE
VDD Main Power Supply	3 - 3.6 V
VDDIO Power Supply for CMOS Outputs	1.65 - 3.6 V
Input LVDS Clock Frequency	4 - 54 MHz
RID Differential Input Termination Resistance	80 - 132 Ω
LVDS Input Channels	2 or 4
Output Load Capacitance	1 pF

10.2.2 Detailed Design Procedure

10.2.2.1 Power Supply

The implementation operates from the power provided by two banana jack connectors (P1 and P3) common ground. The VDD pin (P1) is connected to the main power supply to the SN65LVDS822 device and must be 3.3 V ($\pm 10\%$). The VDDIO pin (P3) is connected to the power supply of the SN65LVDS822 CMOS outputs and must be in the range of 1.8 to 3.3 V.

10.2.2.2 CMOS Output Bus Connector

[Color Bit Mapping](#) shows the CMOS output and bit mapping. Because some LCD panels require a reversed order, the SN65LVDS822 device is capable of reversing the output bus and simplifying PCB routing. When the pin is tied to high, the CMOS outputs are in normal order, otherwise the CMOS outputs are in reverse order.

10.2.2.3 Power-Up Sequence

The SN75LVDS822 does not require a specific power up sequence.

It is permitted to power up IOVCC while VCC remains powered down and connected to GND. The input level of the SHTDN during this time does not matter as only the input stage is powered up while all other device blocks are still powered down. It is also permitted to power up all 3.3V power domains while IOVCC is still powered down to GND. The device will not suffer damage. However, in this case, all the I/Os are detected as logic HIGH, regardless of their true input voltage level. Hence, connecting SHTDN to GND will still be interpreted as a logic HIGH; the LVDS output stage will turn on. The power consumption in this condition is significantly higher than standby mode, but still lower than normal mode. The user experience can be impacted by the way a system powers up and powers down an LCD screen. The following sequence is recommended:

Power up sequence (SN75LVDS83B SHTDN input initially low):

1. Ramp up LCD power and SN65LVDS822 (maybe 0.5ms to 10ms) but keep backlight turned off.

2. Wait for additional 0-200ms to ensure display noise won't occur.
3. Enable video source output; start sending black video data.
4. Toggle LVDS83B shutdown to SHTDN = VIH.
5. Toggle LVDS822 shutdown to SHTDN = VIH.
6. Send > 1 ms of black video data; this allows the LVDS83B to be phase locked, and the display to show black data first.
7. Start sending true image data.
8. Enable backlight.

Power Down sequence (SN75LVDS83B SHTDN input initially high):

1. Disable LCD backlight; wait for the minimum time specified in the LCD data sheet for the backlight to go low.
2. Video source output data switch from active video data to black image data (all visible pixel turn black); drive this for > 2 frame times.
3. Set SN75LVDS83B input SHTDN = GND; wait for 250 ns.
4. Set SN75LVDS822 input SHTDN = GND; wait for 250 ns.
5. Disable the video output of the video source.
6. Remove power from the LCD panel for lowest system power.

10.2.3 Application Curve




图 21. Total Current Consumption (VDD & VDDIO)

11 Power Supply Recommendations

11.1 Decoupling Capacitor Recommendations

To minimize the power supply noise floor, provide good decoupling near the SN65LVDS822 power pins. It is recommended to place one 0.01- μ F ceramic capacitor at each power pin, and two 0.1- μ F ceramic capacitors on each power node. The distance between the SN65LVDS822 and capacitors should be minimized to reduce loop inductance and provide optimal noise filtering. Placing the capacitor underneath the SN65LVDS822 on the bottom of the PCB is often a good choice. A 100-pF ceramic capacitor can be put at each power pin to optimize the EMI performance.

12 Layout

12.1 Layout Guidelines

Use 45 degree bends (chamfered corners), instead of right-angle (90°) bends. Right-angle bends increase the effective trace width, which changes the differential trace impedance creating large discontinuities. A 45° bends is seen as a smaller discontinuity.

Place passive components within the signal path, such as source-matching resistors or ac-coupling capacitors, next to each other. Routing as in case a) creates wider trace spacing than in b), the resulting discontinuity, however, is limited to a far narrower area.

When routing traces next to a via or between an array of vias, make sure that the via clearance section does not interrupt the path of the return current on the ground plane below.

Avoid metal layers and traces underneath or between the pads off the DisplayPort connectors for better impedance matching. Otherwise they will cause the differential impedance to drop below 75 Ω and fail the board during TDR testing.

Use solid power and ground planes for 100 Ω impedance control and minimum power noise.

For a multilayer PCB, it is recommended to keep one common GND layer underneath the device and connect all ground terminals directly to this plane. For 100 Ω differential impedance, use the smallest trace spacing possible, which is usually specified by the PCB vendor.

Keep the trace length as short as possible to minimize attenuation.

Place bulk capacitors (i.e. 10 μ F) close to power sources, such as voltage regulators or where the power is supplied to the PCB.

12.2 Layout Example




图 22. Layout Example




图 23. Footprint Example

13 器件和文档支持

13.1 商标

Flatlink is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.2 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

13.3 术语表

[SLYZ022](#) — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

14 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务 的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独力负责满足与其产品及其应用中使用的 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com.cn/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com.cn/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com.cn/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122
Copyright © 2014, 德州仪器半导体技术(上海)有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVDS822RGZR	ACTIVE	VQFN	RGZ	48	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	LVDS822	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS822RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS822RGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0


GENERIC PACKAGE VIEW

RGZ 48

VQFN - 1 mm max height


7 x 7, 0.5 mm pitch

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4224671/A



4219044/C 09/2020

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

RGZ0048A

VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
67% PRINTED COVERAGE BY AREA
SCALE: 15X

4219044/C 09/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司