





www.ti.com.cn

TI PanelBus ™ 数字接收器 查询样品: TFP401A-Q1

特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 的下列结果:
 - 器件温度 3 级: -40°C 至 85°C 的环境运行温度 范围
 - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级
 - 器件充电器件模型 (CDM) ESD 分类等级 C3B
- 支持高达 165MHz 的像素速率(包括 1080p 和 60Hz 上的 WUXGA)
- 与数字可视接口 (DVI) 技术规范兼容 (1)
- 真彩色, 24 位/像素, 每时钟 1 个或 2 个像素上的 16.7 百万色彩
- 数字可视化接口技术规范,DVI,是由数字显示工作组为了实现 到数字显示器高速数字连接而开发的一个行业标准。 TFP401A-Q1 与 DVI 技术规范修订版本 1.0 兼容。

- 针对最优固定阻抗匹配的激光修整内部端接电阻器
- 高达 1 个像素时钟周期的时钟倾斜耐受
- 4 倍过采样
- 减少的功耗 3.3V I/O 和电源时的 1.8V 内核运行
- 使用由时间触发的像素输出来减少接地反弹
- 低噪声和良好的功率耗散,它们由 TI PowerPAD™ 封装
- 先进技术实现,此技术使用 TI 0.18µm EPIC-5™ CMOS 工艺
- ◆3) TFP401A-Q1 组装有 HSYNC 抗抖动
- (2) TFP401A-Q1 有一个内部电压稳压器, 此稳压器由外部 3.3V 电源为 1.8V 内核供电。
- TFP401A-Q1 组装有附加的电路来从 DVI 发送器中创建一个稳 定的 HSYNC, 此 DVI 发送器在已发送的 HSYNC 信号上引入 了有害的抖动。

说明

德州仪器 (TI) TFP401A-Q1 是一款 TI PanelBus™ 平板显示器产品,并且是端到端 DVI 1.0 兼容解决方案综合系列 的一部分。 主要针对台式机 LCD 显示器和数字投影仪,TFP401A-Q1 器件可应用于任何需要高速数字接口的设计 中。

TFP401A-Q1 器件支持高达 1080p 的显示分辨率和 24 位真彩色像素格式的 WUXGA。 它还提供设计灵活性来在 每个时钟内驱动 1 个或 2 个像素,支持 TFT 或 DSTN 面板并提供用时间触发的像素输出来减少接地反弹的选项。

PowerPAD 先进的封装技术可获得业界最佳的功率耗散、封装尺寸和超低接地电感。

TFP401A-Q1 将 PanelBus 电路创新与 TI 先进的 0.18 μm EPIC-5™ CMOS 工艺技术组合在一起, 以及 TI 的 PowerPAD 封装技术以实现一个可靠地、低功耗、低噪声、高速数字接口解决方案。

ORDERING INFORMATION(1)

T _A	ORDERABLE PART NUMBER (2)	TOP-SIDE MARKING
–40°C to 85°C	TFP401AIPZPRQ1	TFP401AI

- For the most current package and ordering information, see the Package option Addendum at the end of this document, or see the TI web site at www.ti.com
- Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PanelBus, PowerPAD, EPIC-5 are trademarks of Texas Instruments. All other trademarks are the property of their respective owners




100-PIN PACKAGE (TOP VIEW)



www.ti.com.cn ZHCSAH8 – NOVEMBER 2012

FUNCTIONAL BLOCK DIAGRAM



PIN FUNCTIONS

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
AGND	79, 83, 87, 89, 92	GND	Analog ground – Ground reference and current return for analog circuitry	
AV_{DD}	82, 84, 88, 95	V_{DD}	Analog V _{DD} – Power supply for analog circuitry. Nominally 3.3 V	
CTL[3:1]	42, 41, 40	DO	General-purpose control signals – Used for user-defined control. CTL1 is not powered down through PDO.	
DE	46	DO	Output data enable – Used to indicate time of active video display versus non-active display or blank time. During blank,device transmits only HSYNC, VSYNC, and CTL[3:1]. During times of active display, or non-blank, device transmits only pixel data, QE[23:0], and QO[23:0]. High: Active display time Low: Blank time	
DFO	1	DI	Output clock data format – Controls the output clock (ODCK) format for either TFT or DSTN panel support. For TFT support, the ODCK clock runs continuously. For DSTN support, ODCK only clocks when DE is high; otherwise, ODCK remains low when DE is low. High: DSTN support/ODCK held low when DE = low Low: TFT support/ODCK runs continuously.	
DGND	5, 39, 68	GND	Digital ground – Ground reference and current return for digital core	
DV_DD	6, 38, 67	V_{DD}	Digital V _{DD} – Power supply for digital core. Nominally 3.3 V	
EXT_RES	96	AI	Internal impedance matching – The TFP401A-Q1 has internal optimization for impedance matching at 50 Ω . An external resistor tied to this pin has no effect on device performance.	
HSYNC	48	DO	Horizontal sync output	
RSVD	99	DI	Reserved. Tie this pin high for normal operation.	
OV_{DD}	18, 29, 43, 57, 78	V _{DD}	Output driver V _{DD} – Power supply for output drivers. Nominally 3.3 V	
ODCK	44	DO	Output data clock – Pixel clock. The device synchronizes all pixel outputs QE[23:0] and QO[23:0] (if in 2-pixel/clock mode), along with DE, HSYNC, VSYNC and CTL[3:1], to this clock.	
OGND	19, 28, 45, 58, 76	GND	Output driver ground – Ground reference and current return for digital output drivers	
OCK_INV	100	DI	ODCK polarity – Selects ODCK edge to which pixel data (QE[23:0] and QO[23:0]) and control signals (HSYNC, VSYNC, DE, CTL[3:1]) latch. Normal mode: High: Latches output data on rising ODCK edge Low: Latches output data on falling ODCK edge	



PIN FUNCTIONS (continued)

PIN			DECORPTION			
NAME	NO.	1/0	DESCRIPTION			
PD	2	DI	Power down – An active-low signal that controls the TFP401A-Q1 power-down state. During power down, all output buffers switch to a high-impedance state. The device powers down all analog circuits and disables all inputs, except for \overline{PD} . If leaving \overline{PD} unconnected, an internal pullup defaults the TFP401A-Q1 to normal operation. High: Normal operation Low: Power down			
PDO	9	DI	Output drive power down – An active-low signal that controls the power-down state of the output drivers. During output drive power down, the output drivers (except SCDT and CTL1) are driven to a high-impedance state. When PDO is left unconnected, an internal pullup defaults the TFP401A-Q1 to normal operation. High: Normal operation; output drivers on Low: Output drive powered down			
PGND	98	GND	PLL GND – Ground reference and current return for internal PLL			
PIXS	4	DI	Pixel select – Selects between one- and two-pixels-per-clock output modes. During the 2-pixel/clock mode, the device outputs both even pixels, QE[23:0], and odd pixels, QO[23:0], in tandem on a given clock cycle. During 1-pixel/clock, the device outputs even and odd pixels sequentially, one at a time, with the even pixel first, on the even pixel bus, QE[23:0]. (The first pixel per line is pixel-0, the even pixel. The second pixel per line is pixel-1, the odd pixel). High: 2-pixel/clock Low: 1-pixel/clock			
PV_{DD}	97	V_{DD}	PLL V _{DD} – Power supply for internal PLL			
QE[8:15]	20–27	DO	Even green-pixel output – Output for even and odd green pixels when in 1-pixel/clock mode. Output for even-only green pixel when in 2-pixel/clock mode. Output data synchronizes to the output data clock, ODCK. LSB: QE8/pin 20 MSB: QE15/pin 27			
QE[16:23]	30–37	DO	Even red-pixel output – Output for even and odd red pixels when in 1-pixel/clock mode. Output for even-only red pixel when in 2-pixel/clock mode. Output data synchronizes to the output data clock, ODCK. LSB: QE16/pin 30 MSB: QE23/pin 37			
QO[0:7]	49–56	DO	Odd blue-pixel output – Output for odd-only blue pixel when in 2-pixel/clock mode. Not used, and held low, when in 1-pixel/clock mode. Output data synchronizes to the output data clock, ODCK. LSB: QO0/pin 49 MSB: QO7/pin 56			
QO[8:15]	59–66	DO	Odd green-pixel output – Output for odd-only green pixel when in 2-pixel/clock mode. Not used, and held low, when in 1-pixel/clock mode. Output data synchronizes to the output data clock, ODCK. LSB: QO8/pin 59 MSB: QO15/pin 66			
QO[16:23]	69–75, 77	DO	Odd red-pixel output – Output for odd-only red pixel when in 2-pixel/clock mode. Not used, and held low, when in 1-pixel/clock mode. Output data synchronizes to the output data clock, ODCK. LSB: QO16/pin 69 MSB: QO23/pin 77			
QE[0:7]	10–17	DO	Even blue-pixel output — Output for even and odd blue pixels when in 1-pixel/clock mode. Output for even-only blue pixel when in 2-pixel per clock mode. Output data synchronizes to the output data clock, ODCK. LSB: QE0/pin 10 MSB: QE7/pin 17			
RxC+	93	Al	Clock positive receiver input – Positive side of reference clock. TMDS low-voltage signal differential input pair			
RxC-	94	AI	Clock negative receiver input – Negative side of reference clock. TMDS low-voltage signal differential input pair			
Rx0+	90	AI	Channel-0 positive receiver input – Positive side of channel-0. TMDS low-voltage signal differential input pair. Channel-0 receives blue pixel data in active display and HSYNC, VSYNC control signals in blank.			
Rx0-	91	AI	Channel-0 negative receiver input – Negative side of channel-0. TMDS low-voltage signal differential input pair			
Rx1+	85	AI	Channel-1 positive receiver input – Positive side of channel-1 TMDS low-voltage signal differential input pair Channel-1 receives green-pixel data in active display and CTL1 control signals in blank.			



www.ti.com.cn

PIN FUNCTIONS (continued)

I	PIN		DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
Rx1-	86	AI	Channel-1 negative receiver input – Negative side of channel-1 TMDS low-voltage signal differential input pair
Rx2+	80	AI	Channel-2 positive receiver input – Positive side of channel-2 TMDS low-voltage signal differential input pair Channel-2 receives red-pixel data in active display and CTL2, CTL3 control signals in blank.
Rx2-	81	AI	Channel-2 negative receiver input – Negative side of channel-2 TMDS low-voltage signal differential input pair
SCDT	8	DO	Sync detect - Output to signal when the link is active or inactive. The link is active when DE is actively switching. The TFP401A-Q1 monitors the state of DE to determine link activity. SCDT can be tied externally to PDO to power down the output drivers when the link is inactive. High: Active link Low: Inactive link
ST	3	DI	Output drive strength select – Selects output drive strength for high- or low-current drive. (See dc specifications for I_{OH} and I_{OL} versus the ST state). High: High drive strength Low: Low drive strength
STAG	7	DI	Staggered pixel select – An active-low signal used in the 2-pixel/clock pixel mode (PIXS = high). Time-staggers the even and odd pixel outputs to reduce ground bounce. Normal operation outputs the odd and even pixels simultaneously. High: Normal simultaneous even-and-odd pixel output Low: Time-staggered even-and-odd pixel output
VSYNC	47	DO	Vertical sync output

TEXAS INSTRUMENTS

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
DV_DD,AV_DD,OV_DD,PV_DD	Supply-voltage range		-0.3	4	V
VI	Input-voltage range, logic and ana	log signals	-0.3	4	V
	Operating ambient temperature ra	nge	-40	85	°C
T _{stg}	Storage temperature range		-65	150	°C
	Package power dissipation,	Soldered ⁽²⁾		4.3	W
	PowerPAD package	Not soldered ⁽³⁾		2.7	VV
ECD metions	Human Body Model (HBM) AEC-Q100 Classification Level H2			2	kV
EOD TAILING	ESD rating Charged Device Model (CDM) AEC-Q100 750 V Classification Level C3B			750	mA

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Specified with PowerPAD bond pad on the backside of the package soldered to a 2-oz. (0.071-mm thick) Cu plate PCB thermal plane. Specified at maximum allowed operating temperature, 70°C.
- (3) PowerPAD bond pad on the backside of the package is not soldered to a thermal plane. Specified at maximum allowed operating temperature, 70°C.

THERMAL INFORMATION

		TFP401A-Q1		
	THERMAL METRIC ⁽¹⁾		UNIT	
		100 PINS		
θ_{JA}	Junction-to-ambient thermal resistance	26	°C/W	
θ_{JCtop}	Junction-to-case (top) thermal resistance	12.3	°C/W	
θ_{JB}	Junction-to-board thermal resistance	7.3	°C/W	
Ψлт	Junction-to-top characterization parameter	0.3	°C/W	
ΨЈВ	Junction-to-board characterization parameter	7.2	°C/W	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	1.6	°C/W	

(1) 有关传统和新的热 度量的更多信息,请参阅*IC 封装热度量*应用报告, SPRA953。

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V_{DD} (DV _{DD} , AV _{DD} , PV _{DD} , OV _{DD})	Supply voltage	3	3.3	3.6	V
t _{pix} ⁽¹⁾	Pixel time	6.06		40	ns
R _t	Single-ended analog-input termination resistance	45	50	55	Ω
T _A	Operating free-air temperature	0	25	70	°C

(1) t_{pix} is the pixel time defined as the period of the RxC clock input. The period of the output clock, ODCK is equal to t_{pix} when in 1-pixel/clock mode and 2t_{pix} when in 2-pixel/clock mode.



DC DIGITAL I/O ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IH}	High-level digital input voltage (1)		2		DV_DD	V
V_{IL}	Low-level digital input voltage (1)		0		8.0	V
	High-level output drive current ⁽²⁾	ST = high, V _{OH} = 2.4 V	5	10	16.3	A
IOH	nigh-level output drive current	$ST = low, V_{OH} = 2.4 V$	3	6	10.3	mA
	Low-level output drive current ⁽²⁾	$ST = high, V_{OL} = 0.8 V$	8	13	19	A
I _{OL}	Low-level output drive current/	ST = low, V _{OL} = 0.8 V	4	7	11	mA
I_{OZ}	Hi-Z output leakage current	$\overline{PD} = low \text{ or } \overline{PDO} = low$	-1		1	μΑ

Digital inputs are labeled DI in the I/O column of the Pin Functions table.

DC ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V_{ID}	Analog-input differential voltage (1)		75	1200	mV
V_{IC}	Analog-input common-mode voltage ⁽¹⁾		AV _{DD} – 300	AV _{DD} – 37	mV
V _{I(OC)}	Open-circuit analog input voltage		AV _{DD} – 10	AV _{DD} + 10	mV
I _{DD(2PIX)}	Normal 2-pixel/clock power-supply current (2)	ODCK = 82.5 MHz, 2-pix/clock		370	mA
I _{PD}	Power-down current (3)	PD = low		10	mA
I _{PDO}	Output-drive power-down current ⁽³⁾	PDO = low		35	mA

Specified as dc characteristic with no overshoot or undershoot

AC ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
$V_{ID(2)}$	Differential input sensitivity ⁽¹⁾		150	1560	mV_{p-p}
t _{ps}	Analog input intra-pair (+ to –) differential skew (2)			0.4	t _{bit} (3)
t _{ccs}	Analog input inter-pair or channel-to-channel skew (2)			1	t _{pix} ⁽⁴⁾
t _{ijit}	Worst-case differential input clock jitter tolerance (2)(5)		50		ps
	Fall time of data and control circula (6)(7)	ST = low, C _L = 5 pF		2.4	20
t _{f1}	Fall time of data and control signals (6)(7)	ST = high, C _L = 10 pF		1.9	ns
	Disa time of data and control simple (6)(7)	ST = low, C _L = 5 pF		2.4	
t _{r1}	Rise time of data and control signals (6)(7)	ST = high, C _L = 10 pF		1.9	ns
	Rise time of ODCK clock ⁽⁶⁾	ST = low, C _L = 5 pF		2.4	
t _{r2}	Rise time of ODCK clock**/	ST = high, C _L = 10 pF		1.9	ns
	Fall time of ODCK clock ⁽⁶⁾	ST = low, C _L = 5 pF		2.4	
t _{f2}	Fall time of ODCK clock**	ST = high, C _L = 10 pF		1.9	ns

Digital outputs are labeled DO in the I/O column of the Pin Functions table.

Alternating 2-pixel black and 2-pixel white pattern. ST = high, STAG = high, QE[23:0] and QO[23:0] C_L = 10 pF.

Analog inputs are open-circuit (transmitter disconnected from TFP401A-Q1).

Specified as ac parameter to include sensitivity to overshoot, undershoot, and reflection

By characterization

 t_{bit} is 1/10 the pixel time, t_{pix} . (3)

 t_{pix} is the pixel time defined as the period of the RxC input clock. The period of ODCK is equal to t_{pix} in 1-pixel/clock mode or $2t_{pix}$ when in 2-pixel/clock mode.

Measured differentially at 50% crossing using ODCK output clock as trigger

Rise and fall times measured as time between 20% and 80% of signal amplitude

Data and control signals are QE[23:0], QO[23:0], DE, HSYNC, VSYNC. and CTL[3:1].

TEXAS INSTRUMENTS

AC ELECTRICAL CHARACTERISTICS (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	1 pixel/clock, PIXS = low,					
	OCK_INV = low	1.8				
Setup time, data and control signal to falling edge of ODCK	2 pixel/clock, PIXS = high, STAG = high, OCK_INV = low	3.8			ns	
	2 pixel and STAG, PIXS = high, STAG = low, OCK_INV = low	0.6				
	1 pixel/clock, PIXS = low, OCK_INV = low	0.6				
	2 pixel and STAG, PIXS = high, STAG = low, OCK_INV = low	2.5			ns	
	2 pixel/clock, PIXS = high, STAG = high, OCK_INV = low	2.9				
	1 pixel/clock, PIXS = low, OCK_INV = high	2.1				
Setup time, data and control signal to rising edge of ODCK	2 pixel/clock, PIXS = high, STAG = high, OCK_INV = high	4			ns	
	2 pixel and STAG, PIXS = high, STAG = low, OCK_INV = high	1.5				
	1 pixel/clock, PIXS = low, OCK_INV = high	0.3				
Hold time, data and control signal to rising edge of ODCK	2 pixel and STAG, PIXS = high, STAG = low, OCK_INV = high	2.4			ns	
	2 pixel/clock, PIXS = high, STAG = high, OCK_INV = high	2.1				
ODCK fraguesou	PIX = low (1-PIX/CLK)	25		165	MHz	
ODCK frequency	PIX = high (2-PIX/CLK)	12.5		82.5	IVI□Z	
ODCK duty-cycle		45%	60%	75%		
Propagation delay time from \overline{PD} low to Hi-Z outputs				9	ns	
Propagation delay time from $\overline{\mbox{PDO}}$ low to Hi-Z outputs				9	ns	
Transition time between DE transition to SCDT $\rm low^{(8)}$			1e6		t _{pix}	
Transition time between DE transition to SCDT high ⁽⁸⁾			1600		t _{pix}	
Delay time, ODCK latching edge to QE[23:0] data output	STAG = low, PIXS = high		0.25		t _{pix}	
	ODCK Hold time, data and control signal to rising edge of ODCK ODCK frequency ODCK duty-cycle Propagation delay time from PD low to Hi-Z outputs Propagation delay time from PDO low to Hi-Z outputs Transition time between DE transition to SCDT low(8) Transition time between DE transition to SCDT high(8) Delay time, ODCK latching edge to QE[23:0] data	STAG = low, OCK_INV = low				

⁽⁸⁾ Amount of time detected between DE transitions determines whether link is active or inactive. SCDT indicates link activity.

www.ti.com.cn ZHCSAH8 – NOVEMBER 2012

PARAMETER MEASUREMENT INFORMATION




Figure 1. Rise and Fall Times of Data and Control Signals




Figure 2. Rise and Fall Times of ODCK




Figure 3. ODCK Frequency




Figure 4. Data Setup and Hold Times to Rising and Falling Edges of ODCK





Figure 5. ODCK High to QE[23:0] Staggered Data Output



Figure 6. Analog Input Intra-Pair Differential Skew

PARAMETER MEASUREMENT INFORMATION (continued)



PDO \mathbf{V}_{IL} QE[23:0], QO[23:0], ODCK, DE, CTL[3:2], HSYNC. VSYNC

Figure 7. Delay From PD Low to Hi-Z Outputs

Figure 8. Delay From PDO Low to Hi-Z Outputs






Figure 9. Delay From PD Low to High **Before Inputs Are Active**




Figure 10. Minimum Time PD Low




Figure 11. Analog Input Channel-to-Channel Skew




Figure 12. Time Between DE Transitions to SCDT Low and SCDT High




Figure 13. Minimum DE Low and Maximum DE High



DETAILED DESCRIPTION

FUNDAMENTAL OPERATION

The TFP401A-Q1 is a digital visual interface (DVI)-compliant TMDS digital receiver used in digital flat panel display systems to receive and decode TMDS-encoded RGB pixel data streams. In a digital display system, a host (usually a PC or workstation) contains a TMDS-compatible transmitter that receives 24-bit pixel data along with appropriate control signals. The host encodes the data and control signals into a high-speed low-voltage differential serial bit stream (fit for transmission over a twisted-pair cable) to a display device. The display device (usually a flat-panel monitor) requires a TMDS-compatible receiver like the TI TFP401A-Q1 to decode the serial bit stream back to the same 24-bit pixel data and control signals that originated at the host. This decoded data is then suitable for application directly to the flat-panel drive circuitry to produce an image on the display. Host and display separation distances can be up to 5 meters or more, making serial transmission of the pixel data preferable. Support of modern display resolutions up to UXGA requires a high-bandwidth receiver with good litter and skew tolerance.

TMDS PIXEL DATA AND CONTROL SIGNAL ENCODING

The device transmits only one of two possible transition-minimized differential signaling (TMDS) characters for a given pixel at a given time. The transmitter keeps a running count of the number of ones and zeros previously sent, and transmits the character that minimizes the number of transitions to approximate a dc balance of the transmission line.

Reception of RGB pixel data during active display time uses three TMDS channels, DE = high. The same three channels also receive control signals, HSYNC, VSYNC, and user-defined control signals CTL[3:1]. Reception of these control signals occurs during inactive display or blanking-time. Blanking-time is when DE = low. The following table maps the received input data to the appropriate TMDS input channel in a DVI-compliant system.

RECEIVED PIXEL DATA ACTIVE DISPLAY DE = HIGH	INPUT CHANNEL	OUTPUT PINS (VALID FOR DE = HIGH)
Red[7:0]	Channel-2 (Rx2 ±)	QE[23:16] QO[23:16]
Green[7:0]	Channel-1 (Rx1 ±)	QE[15:8] QO[15:8]
Blue[7:0]	Channel-0 (Rx0 ±)	QE[7:0] QO[7:0]
RECEIVED CONTROL DATA BLANKING DE = LOW	INPUT CHANNEL	OUTPUT PINS (VALID FOR DE = LOW)
CTL[3:2]	Channel-2 (Rx2 ±)	CTL[3:2]
CTL[1: 0] ⁽¹⁾	Channel-1 (Rx1 ±)	CTL1
HSYNC, VSYNC	Channel-0 (Rx0 ±)	HSYNC, VSYNC

⁽¹⁾ Some TMDS transmitters transmit a CTL0 signal. The TFP401A-Q1 decodes and transfers CTL[3:1] and ignores CTL0 characters. CTL0 is not available as a TFP401A-Q1 output.

The TFP401A-Q1 discriminates between valid pixel TMDS characters and control TMDS characters to determine the state of active display versus blanking, in effect, the state of DE.

TFP401A-Q1 CLOCKING AND DATA SYNCHRONIZATION

The TFP401A-Q1 receives a clock reference from the DVI transmitter that has a period equal to the pixel time, t_{pix}. Another name for the frequency of this clock is the pixel rate. Because the TMDS encoded data on Rx[2:0] contains 10 bits per 8-bit pixel, it follows that the Rx[2:0] serial bit rate is 10 times the pixel rate. For example, the required pixel rate to support a UXGA resolution with 60-Hz refresh rate is 165 MHz. The TMDS serial bit rate is 10x the pixel rate, or 1.65 Gb/s. Due to the transmission of this high-speed digital bit stream, on three separate channels (or twisted-pair wires) of long distances (3–5 meters), there is no assurance of phase synchronization between the data steams and the input reference clock. In addition, skew between the three data channels is common. The TFP401A-Q1 uses a 4x oversampling scheme of the input data streams to achieve reliable synchronization with up to 1-toix channel-to-channel skew tolerance. Accumulated jitter on the clock and data lines due to reflections and external noise sources is also typical of high-speed serial data transmission; hence, the TFP401A-Q1 design for high jitter tolerance.



A phase-locked loop (PLL) conditions the input clock of the TFP401A-Q1 to remove high-frequency jitter from the clock. The PLL provides four $10\times$ clock outputs of different phase to locate and sync the TMDS data streams ($4\times$ oversampling). During active display, the pixel data encoding is for transition minimization, whereas in blank, the control data encoding is for transition maximization. Transmitting in blank for a minimum period of time, $128\ t_{pix}$, requires a DVI-compliant transmitter to ensure sufficient time for data synchronization when the receiver sees a transition-maximized code. Synchronization during blank, when the data is transition-maximized, ensures reliable data-bit boundary detection. Phase synchronization to the data streams, maintained as long as the link remains active, is unique for each of the three input channels.

TFP401A-Q1 TMDS INPUT LEVELS AND INPUT IMPEDANCE MATCHING

The TMDS inputs to the TFP401A-Q1 receiver have a fixed single-ended termination to AV_{DD} . A laser trim process internally optimizes the TFP401A-Q1 to fix the impedance precisely at 50 Ω . The device functions normally with or without a resistor on the EXT_RES pin, so it remains drop-in compatible with current sockets. The fixed impedance eliminates the need for an external resistor while providing optimum impedance matching to standard 50- Ω DVI cables.

Figure 14 shows a conceptual schematic of a DVI transmitter and TFP401A-Q1 receiver connection. A transmitter drives the twisted-pair cable through a current source, usually using an open-drain type output driver. The internal resistor, matched to the cable impedance at the TFP401A-Q1 input, provides a pullup to AV_{DD} . Naturally, with the transmitter disconnected and the TFP401A-Q1 DVI inputs left unconnected, the TFP401A-Q1 receiver inputs pull up to AV_{DD} . Figure 15 shows the single-ended differential signal and full-differential signal. The designed of the TFP401A-Q1 is for respone to differential signal swings ranging from 150 mV to 1.56 V, with common-mode voltages ranging from ($AV_{DD} - 300 \text{ mV}$) to ($AV_{DD} - 37 \text{ mV}$).




Figure 14. TMDS Differential Input and Transmitter Connection




Figure 15. TMDS Inputs



TFP401A-Q1 INCORPORATES HSYNC JITTER IMMUNITY

Several DVI transmitters available in the market introduce jitter on the transmitted HSYNC and VSYNC signals during the TMDS encryption process. The HSYNC signal can shift by one pixel position (one clock) from nominal in either direction, resulting in up to two cycles of HSYNC shift. This jitter carries through to the DVI receiver, and if the position of HSYNC shifts continuously, the receiver can lose track of the input timing, causing pixel noise to occur on the display. For this reason, one should use a DVI-compliant receiver with HSYNC litter immunity in all displays that could be connected to host PCs with transmitters that have this HSYNC jitter problem.

The TFP401A-Q1 integrates HSYNC regeneration circuitry that provides a seamless interface to these noncompliant transmitters. The regeneration circuitry always fixes the position of the data enable (DE) signal n relation to data, irrespective of the location of HSYNC. The TFP401A-Q1 receiver uses the DE and clock signals to recreate stable vertical and horizontal sync signals. The circuit filters the HSYNC output of the receiver and shifts HSYNC to the nearest eighth bit boundary, producing a stable output with respect to the data, as shown in Figure 16. This ensures accurate data synchronization at the input of the display timing controller.

This HSYNC regeneration circuit is transparent to the monitor, and removal is unnecessary even if the transmitted HSYNC is stable. For example, the PanelBus line of DVI 1.0-compliant transmitters, such as the TFP6422 and TFP420, do not have the HSYNC jitter problem. The TFP401A-Q1 operates correctly with either compliant or noncompliant transmitters. In contrast, the TFP401A-Q1 is ideal for customers who have control over the transmit portion of the design, such as bundled system manufacturers and for internal monitor use (the DVI connection between monitor and panel modules).




Figure 16. HSYNC Regeneration Timing Diagram

TFP401A-Q1 MODES OF OPERATION

The TFP401A-Q1 provides system design flexibility and value by providing the system designer with configurable options or modes of operation to support varying system architectures. The following table outlines the various supportable panel modes, along with appropriate external control pin settings.

PANEL	PIXEL RATE	ODCK LATCH EDGE	ODCK	DFO	PIXS	OCK_INV
TFT or 16-bit DSTN	1 pix/clock	Falling	Free run	0	0	0
TFT or 16-bit DSTN	1 pix/clock	Rising	Free run	0	0	1
TFT	2 pix/clock	Falling	Free run	0	1	0
TFT	2 pix/clock	Rising	Free run	0	1	1
24-bit DSTN	1 pix/clock	Falling	Gated low	1	0	0
NONE	1 pix/clock	Rising	Gated low	1	0	1
24-bit DSTN	2 pix/clock	Falling	Gated low	1	1	0
24-bit DSTN	2 pix/clock	Rising	Gated low	1	1	1

TFP401A-Q1 OUTPUT DRIVER CONFIGURATIONS

The TFP401A-Q1 provides flexibility by offering various output driver features for use to optimize power consumption, ground bounce, and power-supply noise. The following sections outline the output driver features and their effects.



Output Driver Power Down ($\overline{PDO} = low$): Pulling \overline{PDO} low places all the output drivers, except CTL1 and SCDT, into a <u>high-impedance</u> state. One can tie the SCDT output, which indicates link-disabled or link-inactive, directly to the \overline{PDO} input to disable the output drivers when the link is inactive or when the cable is disconnected. An internal pullup on the \overline{PDO} pin defaults the TFP401A-Q1 to the normal nonpower-down output-drive mode if left unconnected.

Drive Strength (ST = high for high drive strength, ST = low for low drive strength): The TFP401A-Q1 allows for selectable output drive strength on the data, control, and ODCK outputs. See the *DC Electrical Characteristics* table for the values of I_{OH} and I_{OL} current drives for a given ST state. The high output-drive strength offers approximately two times the drive as the low-output drive strength.

Time-Staggered Pixel Output: This option works only in conjunction with the 2-pixel/clock mode (PIXS = high). Setting \overline{STAG} = low time-staggers the even- and odd-pixel outputs so as to reduce the amount of instantaneous current surge from the power supply. Depending on the PCB layout and design, this can help reduce the amount of system ground bounce and power-supply noise. The time stagger is such that in 2-pixel/clock mode, the even pixel is delayed from the latching edge of ODCK by 0.25 t_{cip} . (t_{cip} is the period of ODCK. The ODCK period is 2 t_{pix} when in 2-pixel/clock mode.)

Depending on system constraints of output load, pixel rate, panel input architecture, and board cost, the TFP401A-Q1 drive-strength and staggered-pixel options allow flexibility to reduce system power-supply noise, ground bounce, and EMI.

Power Management: The TFP401A-Q1 offers several system power-management features.

The output driver power down (\overline{PDO} = low) is an intermediate mode which offers several uses. During this mode, all output drivers except SCDT and CTL1 go into a high-impedance state while the rest of the device circuitry remains active.

The TFP401A-Q1 power down (\overline{PD} = low) is a complete power down in that it powers down the digital core, the analog circuitry, and output drivers. All output drivers go into a Hi-Z state. Of all the inputs, only \overline{PD} remains active. The TFP401A-Q1 does not respond to any digital or analog inputs until \overline{PD} is pulled high.

Both PDO and PD have internal pullups, so if left unconnected they default the TFP401A-Q1 to normal operating modes.

Sync Detect: The TFP401A-Q1 offers an output, SCDT, to indicate link activity. The TFP401A-Q1 monitors activity on DE to determine if the link is active. When 1 million (1e6) pixel clock periods pass without a transition on DE, the TFP401A-Q1 considers the link inactive, and drives SCDT low. While SCDT is low, if two DE transitions are detected within 1600 pixel clock periods, the device considers the link active and pulls SCDT high.

A use of SCDT is to signal a system power management circuit to initiate a system <u>power</u> down when the device considers the link inactive. One can also tie the SCDT directly to the TFP401A-Q1 PDO input to power down the output drivers when the link is inactive. It is not recommended to use SCDT to drive the PD input, because once in complete power-down, the analog inputs are ignored and the SCDT state does not change. An external system power-management circuit to drive PD is preferred.

TI PowerPAD™ 100-TQFP PACKAGE

The TFP401A-Q1 comes in Tl's thermally enhanced PowerPAD 100-TQFP package. The PowerPAD package is a 14-mm × 14-mm × 1-mm TQFP outline with 0.5-mm lead pitch. The PowerPAD package has a specially designed die mount pad that offers improved thermal capability over typical TQFP packages of the same outline. The TI 100-TQFP PowerPAD package offers a back-side solder plane that connects directly to the die mount pad for enhanced thermal conduction. There is no thermal requirement for soldering the back side of the TFP401A-Q1 to the application board, because the device power dissipation is well within the package capability when not soldered.

Soldering the back side of the device to the PCB ground plane is recommended for electrical considerations. Connection of the PowerPAD back side to a PCB ground plane helps to improve EMI, ground bounce, and power-supply noise performance, because the die pad is electrically connected to the chip substrate and hence to chip ground.

Table 1 outlines the thermal properties of the TI 100-TQFP PowerPAD package. The 100-TQFP non-PowerPAD package is included only for reference.





Table 1. TI 100-TQFP (14 mm × 14 mm × 1 mm) With 0.5-mm Lead Pitch

PARAMETER	WITHOUT PowerPAD™ Package	PowerPAD™ Package, NOT CONNECTED TO PCB THERMAL PLANE	PowerPAD™ Package, CONNECTED TO PCB THERMAL PLANE ⁽¹⁾
Theta-JA ⁽¹⁾ (2)	45°C/W	27.3°C/W	17.3°C/W
Theta-JC ⁽¹⁾⁽²⁾	3.11°C/W	0.12°C/W	0.12°C/W
Maximum power dissipation (1)(2)(3)	1.6 W	2.7 W	4.3 W

Specified with 2-oz. (0.071 mm thick) Cu PCB plating Airflow is at 0 LFM (0 m/s) (no airflow). Measured at ambient temperature, $T_A = 70^{\circ}\text{C}$ (1)

⁽²⁾



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TFP401AIPZPRQ1	ACTIVE	HTQFP	PZP	100	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	TFP401AI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PZP (S-PQFP-G100)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



PZP (S-PQFP-G100)


PowerPAD™ PLASTIC QUAD FLATPACK

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters


B Tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PZP (S-PQFP-G100)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司