 3-State Buffer-Type Outputs Drive Bus Lines Directly 		R NT PACKA FOP VIEW)	AGE
 Bus-Structured Pinout 		$1 \cup 24$	Vcc
 Provides Extra Bus-Driving Latches 	1D []2		
Necessary for Wider Address/Data Paths or	2D 🛛	3 22	2Q
Buses With Parity	3D 🛛	4 21	3Q
 Buffered Control Inputs to Reduce 	4D [[5	5 20	4Q
dc Loading Effects	5D [6	6 19	5Q
• Power-Up High-Impedance State	6D [7	- P	
Package Options Include Plastic	۲D [] ٤	E	7Q
Small-Outline (DW) Packages and Standard	8D 🛛 9	9 16	8Q
Plastic (NT) 300-mil DIPs	<u> </u>	P	
		E	PRE
description	GND []1	12 13	LE

This 9-bit bus-interface D-type latch features

3-state outputs designed specifically for driving

highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The nine latches are transparent D-type latches with noninverting data (D) inputs.

A buffered output-enable (OE) input places the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operation of the latches. Previously stored data can be retained or new data can be entered while the outputs are off.


The SN74ALS843 is characterized for operation from 0°C to 70°C.

		FUNCT	ION TAE	BLE					
	INPUTS								
PRE	CLR	OE	LE	D	Q				
L	Х	L	Х	Х	Н				
Н	L	L	Х	Х	L				
Н	н	L	Н	L	L				
Н	н	L	н	Н	н				
Н	н	L	L	Х	Q ₀				
Х	Х	Н	Х	Х	Z				

SN74ALS843 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS


SDAS232A - DECEMBER 1983 - REVISED JANUARY 1995

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Eight Other Channels



SN74ALS843 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SDAS232A – DECEMBER 1983 – REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				0.8	V
IOH	High-level output current				-2.6	mA
I _{OL}	Low-level output current				24	mA
	Pulse duration	CLR or PRE low	35			ns
tw	LE high	20			115	
t _{su}	Setup time, data before LE \downarrow		10			ns
t _h	Hold time, data after LE \downarrow		5			ns
Т _А	Operating free-air temperature		0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COND	ITIONS	MIN T	YP‡	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = – 18 mA			-1.2	V
Varia	$V_{CC} = 4.5 V$ to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V
VOH	V _{CC} = 4.5 V,	$I_{OH} = -2.6 \text{ mA}$	2.4	3.2		v
		I _{OL} = 12 mA		0.25	0.4	V
VOL	$V_{CC} = 4.5 V$	I _{OL} = 24 mA		0.35	0.5	v
IOZH	V _{CC} = 5.5 V,	V _O = 2.7 V			20	μΑ
IOZL	V _{CC} = 5.5 V,	$V_{O} = 0.4 V$			-20	μA
li li	V _{CC} = 5.5 V,	$V_{I} = 7 V$			0.1	mA
ЦΗ	V _{CC} = 5.5 V,	VI = 2.7 V			20	μΑ
ΙIL	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1	mA
۱ ₀ §	V _{CC} = 5.5 V,	V _O = 2.25 V	-30	-	-112	mA
		Outputs high		21	36	
Icc	$V_{CC} = 5.5 V$	Outputs low		41	67	mA
		Outputs disabled		25	42	

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SN74ALS843 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS SDAS232A – DECEMBER 1983 – REVISED JANUARY 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5$ $C_L = 50 \text{ pF}$ $R1 = 500 \Omega$ $R2 = 500 \Omega$ $T_A = MIN \text{ to}$	UNIT	
			MIN	MAX	
^t PLH	D		2	13	
^t PHL	d	Q	4	18	ns
^t PLH	LE		5	21	
^t PHL	LL	Q	8	26	ns
^t PLH	PRE		5	22	ns
^t PHL	CLR	Q	6	23	115
^t PZH	OE		2	12	
tPZL	OE	Q	4	14	ns
^t PHZ	ŌĒ	0	2	10	
tPLZ	0E	Q	2	12	ns


[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SN74ALS843 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SDAS232A - DECEMBER 1983 - REVISED JANUARY 1995

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_r = t_f = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALS843DW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS843	Samples
SN74ALS843DWR	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS843	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



4	All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	()	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN74ALS843DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Feb-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS843DWR	SOIC	DW	24	2000	350.0	350.0	43.0

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated