











**TPS543C20A** 

ZHCSJ36 - NOVEMBER 2018

# 具备自适应内部补偿功能的 TPS543C20A4 V<sub>IN</sub> 至 16 V<sub>IN</sub>、40A 可堆叠、同 步降压 SWIFT™ 转换器

#### 1 特性

- 内部补偿高级电流模式控制 40A POL
- 输入电压范围: 4V 至 16V
- 输出电压范围: 0.6V 至 5.5V
- 集成 3.4/0.9mΩ 堆叠式 NexFET™功率级,带有无 损低侧电流检测功能
- 固定频率 同步到外部时钟和/或同步输出
- 可通过引脚搭接进行编程的开关频率
  - 独立模式下为 300kHz 至 2MHz
  - 堆叠模式下为 300kHz 至 1MHz
- 通过双倍堆叠实现高达 80A 负载,并具有电流共享、电压共享和 CLK 同步功能
- 可通过引脚搭接进行编程的基准电压介于 0.6V 至 1.1V 之间,精度达 0.5%
- 差分遥感
- 安全启动至预偏置输出电压
- 高精度打嗝电流限制
- 异步脉冲注入 (API) 和体制动
- 40 引脚 5mm × 7mm LQFN 封装, 具有 0.5mm 间 距和单个散热垫
- 使用 TPS543C20A 并借助 WEBENCH® 电源设计器创建定制设计方案

#### 2 应用

- 无线和有线通信基础设施设备
- 企业服务器、交换机和路由器
- 企业级存储、SSD
- ASIC、SoC、FPGA、DSP 内核和 I/O 电源轨

#### 3 说明

TPS543C20A 采用内部补偿的仿真峰值电流模式控制方式,具有适用于 EMI 敏感型 POL 的时钟同步固定频率调制器。内部积分器和直接放大式斜坡跟踪环路在较宽频率范围内消除了对外部补偿的需求,从而使系统设计具有灵活、密集和简单的特点。可选的 API 和体制动功能有助于分别通过显著减少下冲和过冲来提高瞬态性能。具有低损耗开关特性的集成式


NexFET™MOSFET 有助于提高效率和提供高达 40A 的输出电流(采用 5mm × 7mm 的 PowerStack™封装,带有方便布局的散热垫)。两个 TPS543C20A 器件可以堆叠在一起,以便提供高达 80A 的负载点。

#### 器件信息

器件编号	封装	封装尺寸 (标称值)
TPS543C20A	LQFN-CLIP (40)	5.00mm x 7.00mm

1. 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

#### 简化原理图









## 目录

1	特性1	9 Application and Implementation	24
2	应用 1	9.1 Application Information	<mark>2</mark> 4
3	说明1	9.2 Typical Application: TPS543C20A Stand-alor Device	
4	修订历史记录 2	9.3 System Example	
5 6	Device Comparison Table	10 Power Supply Recommendations	
7	_	11 Layout	33
′	Specifications 5	11.1 Layout Guidelines	33
	7.1 Absolute Maximum Ratings	11.2 Layout Example	34
	7.2 ESD Ratings	11.3 Package Size, Efficiency and Thermal Performance	35
	7.4 Thermal Information6	12 器件和文档支持	37
	7.5 Electrical Characteristics 7	12.1 器件支持	
	7.6 Typical Characteristics11	12.2 接收文档更新通知	
8	Detailed Description 14	12.3 社区资源	
	8.1 Overview 14	12.4 商标	37
	8.2 Functional Block Diagram 14	12.5 静电放电警告	
	8.3 Feature Description	12.6 术语表	
	8.4 Device Functional Modes	13 机械、封装和可订购信息	

**4** 修订历史记录 注: 之前版本的页码可能与当前版本有所不同。


日期	修订版本	说明
2018 年 11 月	*	最初发布版本



## 5 Device Comparison Table

DEVICE	OUTPUT CURRENT
TPS543B20	25 A
TPS543C20	40 A
TPS543C20A	40 A

## 6 Pin Configuration and Functions





## **Pin Functions**

PIN		40	Fill Fullctions		
NO. NAME		I/O/P <sup>(1)</sup>	DESCRIPTION		
1	RSP	I	The positive input of the remote sense amplifier. Connect RSP pin to the output voltage at the load. For multi-phase configuration, the remote sense amplifier is not needed for slave devices.		
2	RSN	I	The negative input of the remote sense amplifier. Connect RSN pin to the ground at load side. For multi-phase configuration, the remote sense amplifier is not needed for slave devices.		
3,4,5,6	NC	_	Not connected		
7	воот	I	Bootstrap pin for the internal flying high-side driver. Connect a typical 100-nF capacitor from this pin to SW. To reduce the voltage spike at SW, a BOOT resistor with a value between 1 $\Omega$ to 10 $\Omega$ may be placed in series with the BOOT capacitor to slow down turnon of the high-side FET.		
8,9,10,11,12	SW	В	Output of converted power. Connect this pin to the output Inductor.		
13,14,15,16,17,18,19, 20	PGND	G	These ground pins are connected to the return of the internal low-side MOSFET		
21,22,23,24,25	PVIN	I	Input power to the power stage. Low impedance bypassing of these pins to PGND is critical. A 10-nF to 100-nF capacitor from PVIN to PGND close to IC is required.		
26	VDD	I	Controller power supply input		
27	GND	G	Ground return for the controller. This pin should be directly connected to the thermal on the PCB board. A 10-nF to 100-nF capacitor from PVIN to GND close to IC is required.		
28	BP	0	Output of the 5 V on board regulator. This regulator powers the driver stage of the		
29	AGND	G	GND return for internal analog circuits.		
30	ILIM	0	Current protection pin; connect a resistor from this pin to AGND sets current limit level.		
31	ISHARE	I	Current sharing signal for multi-phase operation. Float this pin for single phase		
32	VSHARE	В	Voltage sharing signal for multi-phase operation. Float this pin for single phase.		
33	EN	I	The enable pin turns on the switcher.		
34	PGD	0	Open-drain power-good status signal which provides start-up delay after the FB voltage falls within the specified limits. After the FB voltage moves outside the specified limits, PGOOD goes low.		
35	SYNC	В	For frequency synchronization. This pin can be configured as sync in or sync out by MODE pin and RT pin for master and slave devices.		
36	VSEL	I	Connect a resistor from this pin to AGND to select internal reference voltage.		
37	SS	0	Connect a resistor from this pin to AGND to select soft-start time.		
38	RT	0	Frequency setting pin. Connect a resistor from this pin to AGND to program the switching frequency. This pin also selects sync point for devices in stackable applications		
39	MODE	В	Enable or disable API or body brake function, choose API threshold, also selects the operation mode in stackable applications		
40	RAMP	В	Ramp level selection, with a resistor to AGND to adjust internal loop.		
Thermal Pad	Thermal Tab	_	Package thermal tab, internally connected to PGND. The thermal tab must have adequate solder coverage for proper operation.		

<sup>(1)</sup> I = Input, O = Output, B = Bidirectional, P = Supply, G = Ground



## 7 Specifications

www.ti.com.cn

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		·	MIN	MAX	UNIT
	VIN		-0.3	18	
	VIN to SW <sup>(3)</sup>			25	
	VDD		-0.3	18	
	BOOT		-0.3	34.5	
	BOOT to SW	DC	-0.3	6.5	
1(1)		< 10 ns	-0.3	7	
Input voltage <sup>(1)</sup>	VSEL, SS, MODE, RT, SYNC, EN, ISHARE, ILIM		-0.3	7	V
	RSP		-0.3	3.6	
	RSN		-0.3	0.3	
	PGND, GND		-0.3	0.3	
	2)W (	DC	-0.3	20	
	SW to PGND <sup>(4)</sup>	< 10 ns	-5	20	
	BP, RAMP		-0.3	7	
Output voltage	PGD		-0.3	7	V
Output voltage	VSHARE	VSHARE		3.6	
Junction temperature	TJ		-55	150	°C
Storage temperature,	T <sub>stg</sub>		-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

			VALUE	UNIT
\/	Flootroototic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

<sup>(2)</sup> All voltage values are with respect to the network ground terminal unless otherwise noted.

<sup>(3)</sup> VIN to SW must not exceed 25 V.

<sup>(4)</sup> SW to PGND must not exceed 20 V.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

## NSTRUMENTS

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
	VIN		4	16	
	VIN to SW <sup>(3)</sup>	DC	-0.1	22	
	VIIN to SVV (=)	< 10 ns		22	
	VDD		4	16	
	воот		-0.1	23.5	
	DOOT to SIM	DC	-0.1	5.5	
Input voltage (2)	BOOT to SW	< 10 ns	-0.1	6	V
input voltage	VSEL, SS, MODE, RT, SYNC, EN, ISHARE, ILIM		-0.1	5.5	•
	RSP		-0.1	1.7	
	RSN		-0.1	0.1	
	PGND, GND		-0.1	0.1	
	SW to PGND	DC	-0.1	18	
	SW to FGND	< 10 ns	-5	18	
	BP, RAMP		-0.3	7	
Output voltage (2)	PGD		-0.3	7	V
	VSHARE		-0.3	3.6	
Junction temperature,	ТЈ		-40	125	°C
Storage temperature, 7	stg	·	<b>–</b> 55	125	°C

Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. All voltage values are with respect to the network ground terminal unless otherwise noted.

#### 7.4 Thermal Information

		TPS543C20A	
	THERMAL METRIC <sup>(1)</sup>	RVF (LQFN)	UNIT
		40 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	28.9	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance EVM (TPS543C20AEVM-054:6-layer, 2-oz Cu per layer, 2.75 inch by 3 inch)	12	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	18.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	4.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	4.1	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	1	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

See Layout Guidelines for VIN capacitor placement requirement to reduce MOSFET voltage stress.



## 7.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MOSFET R <sub>DS(Of</sub>	N)					
R <sub>DS(on)HS</sub>	HS FET	VBST – VSW = 5 V, I <sub>D</sub> = 20 A, T <sub>J</sub> = 25°C		3.4		mΩ
R <sub>DS(on)LS</sub>	LS FET	VDD = 5 V, I <sub>D</sub> = 20 A, T <sub>J</sub> = 25°C		0.9		mΩ
t <sub>DEAD(LtoH)</sub>	Power stage driver dead-time from Low-side off to High-side on <sup>(1)</sup>	VDD ≥ 12 V, T <sub>J</sub> = 25°C		12		ns
t <sub>DEAD(HtoL)</sub>	Power stage driver dead-time from High-side off to Low-side on <sup>(1)</sup>	VDDN ≥ 12 V, T <sub>J</sub> = 25°C		15		ns
INPUT SUPPLY	and CURRENT					
V <sub>VIN</sub>	Power stage voltage		4		16	
$V_{VDD}$	VDD supply voltage		4		16	
I <sub>VDD</sub>	VDD bias current	T <sub>A</sub> = 25°C, no load, power conversion enabled (no switching)		4.3		mA
I <sub>VDDSTBY</sub>	VDD standby current	T <sub>A</sub> = 25°C, no load, power conversion disabled		4.3		mA
UNDERVOLTAC	SE LOCKOUT					
$V_{VDD\_UVLO}$	VDD UVLO rising threshold			3.8		V
$V_{VDD\_UVLO\_HYS}$	VDD UVLO hysteresis			0.2		٧
$V_{VIN\_UVLO}$	VIN UVLO rising threshold			3.2		V
$V_{VIN\_UVLO\_HYS}$	VIN UVLO hysteresis			0.2		V
$V_{EN\_ON\_TH}$	EN on threshold		1.45	1.6	1.75	V
$V_{HYS}$	EN hysteresis		270	300	330	mV
I <sub>EN_LKG</sub>	EN input leakage current		-1	0	1	μΑ
INTERNAL REF	ERENCE VOLTAGE					
$V_{INTREF}$	Internal REF voltage	R <sub>VSEL</sub> = OPEN		1000		mV
V <sub>INTREFTOL</sub>	Internal REF voltage tolerance	$T_J = -40$ °C to 125°C	-0.5%		0.5%	
V <sub>INTREF_VSEL</sub>	Internal REF voltage range	Programable by VSEL (pin 36)	0.6		1.1	V
OUTPUT VOLTA	AGE					
$I_{RSP}$	RSP input current	V <sub>RSP</sub> = 600 mV	-1		1	μΑ
DIFFERENTIAL	REMOTE SENSE AMPLIFIER					
f <sub>UGBW</sub>	Unity gain bandwidth <sup>(1)</sup>		5	8.5		MHz
A0	Open loop gain <sup>(1)</sup>		75			dB
SR	SLew rate <sup>(1)</sup>			±10		V/µs
V <sub>ICM</sub>	Input common mode range <sup>(1)</sup>		-0.2		1.7	V
	Input offset voltage <sup>(1)</sup>	V <sub>RSN-VGND</sub> = 0 mV	-1		1	m\/
V <sub>OFFSET</sub>	input onset voitage.	$V_{RSN-VGND} = \pm 100 \text{ mV}$	-1.9	-	1.9	mV

<sup>(1)</sup> Specified by design. Not production tested.



## **Electrical Characteristics (continued)**

	PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT	
SWITCHING	G FREQUENCY							
		V <sub>IN</sub> = 12 V, V <sub>VO</sub> :	= 1 V, RT = 66.5 kΩ		300			
		V <sub>IN</sub> = 12 V, V <sub>VO</sub> :	= 1 V, RT = 48.7 kΩ		400			
		V <sub>IN</sub> = 12 V, V <sub>VO</sub> :	= 1 V, RT = 39.2 kΩ		500	0		
_	V <sub>O</sub> switching frequency	V <sub>IN</sub> = 12 V, V <sub>VO</sub> :	= 1 V, RT = 28.0 kΩ		700		1	
F <sub>SW</sub>	maximum frequency for multi- phase is 1MHz	V <sub>IN</sub> = 12 V, V <sub>VO</sub> :	= 1 V, RT = 22.6 kΩ		850		kHz	
	p.1466 16 1111 12	V <sub>IN</sub> = 12 V, V <sub>VO</sub> :	= 1 V, RT = 19.1 kΩ		1000			
			= 1 V, RT = 15.4 kΩ		1200			
			= 1 V, RT = 8.06 kΩ		2000			
t <sub>ON(min)</sub>	Minimum on-time <sup>(1)</sup>	DRVH rising to fa			30		ns	
t <sub>OFF(min)</sub>	Minimum off-time <sup>(1)</sup>	DRVH falling to r	rising		250		ns	
· ' '	BOOTSTRAP SWITCH							
V <sub>F</sub>	Forward voltage	$V_{BP-VBST}$ , $T_A = 2$	5°C, I <sub>F</sub> = 5 mA		0.1	0.2	V	
VSEL		-						
		$R_{VSEL} = 0 k\Omega$	$R_{VSEI} = 0 k\Omega$		0.6			
	Internal reference voltage	R <sub>VSEL</sub> = 8.66 kΩ			0.7			
		$R_{VSEL} = 15.4 \text{ k}\Omega$			0.75			
			$R_{VSEL} = 23.7 \text{ k}\Omega$		0.8			
		$R_{VSEL} = 34.8 \text{ k}\Omega$			0.85			
VSEL			$R_{VSEL} = 51.1 \text{ k}\Omega$		0.9		V	
		$R_{VSEL} = 78.7 \text{ k}\Omega$			0.95			
		R <sub>VSEL</sub> = OPEN			1			
		$R_{VSEL} = 121 \text{ k}\Omega$			1.05			
		$R_{VSEL} = 187 \text{ k}\Omega$			1.1			
SOFT STAF	RT	7022						
			$R_{SS} = 0 k\Omega$		0.5			
			$R_{SS} = 8.66 \text{ k}\Omega$		1			
			$R_{SS} = 15.4 \text{ k}\Omega$		2			
			R <sub>SS</sub> = Open		4			
		V <sub>O</sub> rising from 0	$R_{SS} = 23.7 \text{ k}\Omega$		5			
t <sub>SS</sub>	Soft-start time	V to 95% of final set point	$R_{SS} = 34.8 \text{ k}\Omega$		8		ms	
		iliai set polit	$R_{SS} = 51.1 \text{ k}\Omega$		12			
			$R_{SS} = 78.7 \text{ k}\Omega$		16			
			$R_{SS} = 121 \text{ k}\Omega$		24			
			$R_{SS} = 187 \text{ k}\Omega$		32			
POWER ON	N DELAY							
t <sub>PODLY</sub>	Power-on delay time	Delay from enab	le to switchina		512		μs	
1 ODL1							<u> ۳</u> ۰	

## **Electrical Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PGOOD COM	MPARATOR		, ,			
Vee	OV warning threshold on RSP pin, PGOOD fault threshold on rising	VREF = 600 mV	108	112	116	%V <sub>REF</sub>
V <sub>PG(thresh)</sub>	UV warning threshold on RSP pin, PGOOD fault threshold on falling	VREF = 600 mV	84	88	92	70 V REF
$V_{\text{PGD(rise)}}$	PGOOD threshold on rising and UV warning threshold de- assertion threshold at RSP pin	VREF = 600 mV		95		%V <sub>REF</sub>
$V_{\text{PGD(fall)}}$	PGOOD threshold on falling and OV warning threshold de- assertion threshold at RSP pin	VREF = 600 mV		105		%V <sub>REF</sub>
R <sub>PGD</sub>	PGOOD pulldown resistance	I <sub>PGOOD</sub> = 5 mA, VRSP = 0 V	30	45	60	Ω
<b>t</b>	PGOOD delay time	Delay for PGOOD going in		1.024	2 116 8 92 5 5 5 60 4 2 0.8 15 15% 3 1.2 5 6 6 5	ms
t <sub>PGDLY</sub>	FGOOD delay liftle	Delay for PGOOD coming out			2	μs
$V_{PGD(OL)}$	PGOOD output low level voltage at no supply voltage	VDD=0, I <sub>PGOOD</sub> = 80 μA			0.8	<b>V</b>
I <sub>PGLK</sub>	PGOOD leakage current	V <sub>PGOOD</sub> = 5 V			15	μA
CURRENT SI	HARE ACCURACY					
	Output current sharing accuracy	I <sub>OUT</sub> ≥ 20 A/phase	-15%		15%	
I <sub>SHARE(acc)</sub>	among stackable devices, defined as the ratio of the current difference between devices to total current(sensing error only) <sup>(1)</sup>	I <sub>OUT</sub> ≤ 20 A/phase		±3		Α
CURRENT D	ETECTION					
$V_{ILIM}$	V <sub>TRIP</sub> voltage range	R <sub>dson</sub> sensing	0.1		1.2	V
	Low-side FET current protection	$R_{ILIM}$ = 33.2 k $\Omega$		35		Α
I <sub>OCP</sub>	threshold and tolerance	OC tolerance		±10%		
1	Low-Side FET current protection	$R_{ILIM} = 23.7 \text{ k}\Omega$		25		Α
I <sub>OCP</sub>	threshold and tolerance	OC tolerance		±15%		
I <sub>OCP_N</sub>	Negative current limit threshold	Valley-point current sense		-23		Α
I <sub>CLMP_LO</sub>	Clamp current at V <sub>TRIP</sub> clamp at lowest	25°C, V <sub>TRIP</sub> = 0.1 V	5.5	6.5	7.5	Α




## **Electrical Characteristics (continued)**

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
HIGH-SIDE SHO	ORT-CIRCUIT PROTECTION						
I <sub>HSOC</sub>	High-side short circuit protection fault threshold (1)			55		А	
OV / UV PROTE	ECTION					*	
V <sub>OVP</sub>	OVP threshold voltage	OVP detect voltage	113	117	121	%VREF	
t <sub>OVPDLY</sub>	OVP response time <sup>(1)</sup>	OVP response time with 100-mV overdrive			1	μs	
V <sub>UVP</sub>	UVP threshold voltage	UVP detect voltage	79	83	87	%VREF	
t <sub>UVPDLY</sub>	UVP delay <sup>(1)</sup>	UVP delay			1.5	μs	
t <sub>HICDLY</sub>	Hiccup delay time	Regular t <sub>SS</sub> setting		7 × t <sub>SS</sub>		ms	
BP LDO REGU	LATOR						
BP	LDO output voltage	V <sub>IN</sub> = 12 V, I <sub>LOAD</sub> = 0 to 10 mA	4.5	5	5.5	V	
.,	DD LIVII O through a lateral to a	Wakeup		3.32	3.32		
$V_{BPUVLO}$	BP UVLO threshold voltage	Shutdown		3.11		V	
VLDO <sub>BP</sub>	LDO low dropout voltage	V <sub>IN</sub> = 4.5 V, I <sub>LOAD</sub> = 30 mA, T <sub>A</sub> = 25°C			365	mV	
I <sub>LDOMAX</sub>	LDO overcurrent limit	V <sub>IN</sub> = 12 V, T <sub>A</sub> = 25°C		100		mA	
SYNCHRONIZA	TION						
V <sub>IH(SYNC)</sub>	High-level input voltage		2			.,	
V <sub>IL(SYNC)</sub>	Low-level input voltage				0.8	V	
t <sub>PSW(SYNC)</sub>	Sync input minimum pulse width				100	ns	
_	Synchronization frequency		300		2000		
F <sub>SYNC</sub>	Dual-phase		300		1000	kHz	
t <sub>SYNC to SW</sub>	Sync to SW delay tolerance, percentage from phase-to-phase <sup>(1)</sup>	F <sub>SYNC</sub> = 300 kHz to 1 MHz,		10%			
t <sub>Lose_SYNC_delay</sub>	Delay when lose sync clock <sup>(1)</sup>	F <sub>SYNC</sub> = 300 kHz		5		μs	
THERMAL SHU	ITDOWN					•	
_	Built-in thermal shutdown	Shutdown temperature	155	165			
$T_{SDN}$	threshold (1)	Hysteresis		30		°C	
		I .				1	



## 7.6 Typical Characteristics


VIN = VDD = 12 V,  $T_A = 25$ °C,  $R_{RT} = 40.2 \text{ k}\Omega$ ,  $T_A = 25$ °C (unless otherwise specified)



## TEXAS INSTRUMENTS

#### **Typical Characteristics (continued)**


VIN = VDD = 12 V,  $T_A$  = 25°C,  $R_{RT}$  = 40.2 k $\Omega$ ,  $T_A$ = 25°C (unless otherwise specified)





## **Typical Characteristics (continued)**

VIN = VDD = 12 V,  $T_A$  = 25°C,  $R_{RT}$  = 40.2 k $\Omega$ ,  $T_A$ = 25°C (unless otherwise specified)



## TEXAS INSTRUMENTS


#### 8 Detailed Description

#### 8.1 Overview

The device is 40-A, high-performance, synchronous buck converter with two integrated N-channel NexFET™ power MOSFETs. These devices implement the fixed frequency non-compensation mode control. Safe pre-bias capability eliminates concerns about damaging sensitive loads. Two devices can be paralleled together to provide up to -A load. Current sensing for over-current protection and current sharing between devices is done by sampling a small portion of the power stage current providing accurate information independent on the device temperature.

Advanced Current Mode (ACM) is an emulated peak current control topology. It supports stable static and transient operation without complex external compensation design. This control architecture includes an internal ramp generation network that emulates inductor current information, enabling the use of low ESR output capacitors such as multi-layered ceramic capacitors (MLCC). The internal ramp also creates a high signal to noise ratio for good noise immunity. The has 10 ramp options (see *Ramp Selections* for detail) to optimize internal loop for various inductor and output capacitor combinations with only a simple resistor to GND. The is easy to use and allows low external component count with fast load transient response. Fixed-frequency modulation also provides ease-of-filter design to overcome EMI noise.

#### 8.2 Functional Block Diagram



14

#### 8.3 Feature Description

The device is a high-performance, integrated FET converter supporting current rating up to 40-A thermally. It integrates two N-channel NexFET™ power MOSFETs, enabling high power density and small PCB layout area. The drain-to-source breakdown voltage for these FETs is 25-V DC and transient. Avalanche breakdown occurs if the absolute maximum voltage rating exceeds 25 V. In order to limit the switch node ringing of the device, TI recommends adding a R-C snubber from the SW node to the PGND pins. Also a 10~100nF capacitor from VIN (Pin 25) to GND (Pin2 7) is mandatory to reduce high side FET stress. Refer to Layout Guidelines for the detailed recommendations.

The typical on-resistance (RDS(on)) for the high-side MOSFET is 3.4 m $\Omega$  and typical on-resistance for the low-side MOSFET is 0.9 m $\Omega$  with a nominal gate voltage (VGS) of 5 V.

#### 8.4 Device Functional Modes

#### 8.4.1 Soft-Start Operation

In the TPS543C20A device, the soft-start time controls the inrush current required to charge the output capacitor bank during start-up. The device offers 10 selectable soft-start options ranging from 0.5 ms to 32 ms. When the device is enabled the reference voltage ramps from 0 V to the final level defined by VSEL pin strap configuration, in a given soft-start time, which can be selected by SS pin. See Table 1 for details.

SS TIME (ms)	RESISTOR VALUE (kΩ) <sup>(1)</sup>
0.5	0
1	8.66
2	15.4
5	23.7
4	OPEN
8	34.8
12	51.1
16	78.7
24	121
32	187

**Table 1. SS Pin Configuration** 

#### 8.4.2 Input and VDD Undervoltage Lockout (UVLO) Protection

The provides fixed VIN and VDD undervoltage lockout threshold and hysteresis. The typical VIN turnon threshold is 3.2 V and hysteresis is 0.2 V. The typical VDD turnon threshold is 3.8 V and hysteresis is 0.2 V. No specific power-up sequence is required.

#### 8.4.3 Power Good and Enable

The has power-good output that indicates logic high when output voltage is within the target. The power-good function is activated after soft-start has finished. When the soft-start ramp reaches 90% of setpoint, PGOOD detection function will be enabled. If the output voltage becomes within  $\pm 8\%$  of the target value, internal comparators detect power-good state and the power good signal becomes high after a delay. If the output voltage goes outside of  $\pm 12\%$  of the target value, the power good signal becomes low after an internal delay. The power-good output is an open-drain output and must be pulled up externally.

This part has internal pull up for EN. EN is internally pulled up to BP when EN pin is floating. EN can be pulled low through external grounding. When EN pin voltage is below its threshold, enters into shutdown operation, and the minimum time for toggle EN to reset is  $5 \, \mu s$ .

<sup>(1)</sup> The E48 series resistors with no more than 1% tolerance are recommended.

#### 8.4.4 Voltage Reference

VSEL pin strap is used to program initial boot voltage value from 0.6 V to 1.1 V by the resistor connected from VSEL to AGND. The initial boot voltage is used to program the main loop voltage reference point. VSEL voltage settings provide TI designated discrete internal reference voltages. Table 2 lists internal reference voltage selections.

DEFAULT Vref (V)         RESISTOR VALUE (kΩ) <sup>(1)</sup> 0.6         0           0.7         8.66           0.75         15.4           0.8         23.7           0.85         34.8           0.9         51.1           0.95         78.7								
DEFAULT Vref (V)	RESISTOR VALUE (kΩ) <sup>(1)</sup>							
0.6	0							
0.7	8.66							
0.75	15.4							
0.8	23.7							
0.85	34.8							
0.9	51.1							
0.95	78.7							
1.0	OPEN							
1.05	121							
1.1	187							


**Table 2. VSEL Pin Configuration** 

#### 8.4.5 Prebiased Output Start-up

The device prevent current from being discharged from the output during start-up, when a pre-biased output condition exists. No SW pulses occur until the internal soft-start voltage rises above the error amplifier input voltage, if the output is pre-biased. As soon as the soft-start voltage exceeds the error amplifier input, and SW pulses start, the device limits synchronous rectification after each SW pulse with a narrow on-time. The low-side MOSFET on-time slowly increases on a cycle-by-cycle basis until 128 pulses have been generated and the synchronous rectifier runs fully complementary to the high-side MOSFET. This approach prevents the sinking of current from a pre-biased output, and ensures the output voltage start-up and ramp-to regulation sequences are smooth and monotonic.

#### 8.4.6 Internal Ramp Generator

Internal ramp voltage is generated from duty cycle that contains emulated inductor ripple current information and then feed it back for control loop regulation and optimization according to required output power stage, duty ratio and switching frequency. Internal ramp amplitude is set by RAMP pin by adjusting an internal ramp generation capacitor C<sub>RAMP</sub>, selected by the resistor connected from MODE pin to GND. For best performance, we recommend ramp signal to be no more than 4 times of output ripple signal for all Low ESR output capacitor (MLCC) applications, or no more than 2 times larger than output ripple signal for regular ESR output capacitor (Pos-cap) applications. For design recommendation, see the design tool at www.ti.com/WEBENCH.



rigure for internal Ramp Cenerate

The E48 series resistors with no worse than 1% tolerance are recommended

## 8.4.6.1 Ramp Selections

RAMP pin sets internal ramp amplitude for the control loop. RAMP amplitude is determined by internal RC, selected by the resistor connected from MODE pin to GND, to optimize the control loop. See Table 3.

Table of tham I m	onapping colociton
C <sub>RAMP</sub> (pF)	RESISTOR VALUE (kΩ) <sup>(1)</sup>
1	0
1.42	8.66
1.94	15.4
2.58	23.7
3.43	34.8
4.57	51.1
6.23	78.7
8.91	121
14.1	187
29.1	Open

Table 3. RAMP Pin-Strapping Selection

#### 8.4.7 Switching Frequency

The converter supports analog frequency selections from 300 kHz to 2 MHz, for stand alone device and sync frequency from 300 kHz to 1 MHz for stackable configuration. The RT pin also sets clock sync point (SP) for the slave device.

#### Switching Frequency Configuration for Stand-alone and Master Device in Stackable Configuration




Figure 16. Standalone: RT Pin Sets the Switching Frequency

The E48 series resistors with tolerance of 1% or less are recommended.

(1)




Figure 17. Stackable: Master (as Clock Master) RT Pin Sets Switching Frequency, and passes it to Slave

Resistor R<sub>RT</sub> sets the continuous switching frequence selection by

$$R_{RT} = \frac{20 \times 10^9}{f_{SW}} - \frac{f_{SW} \times 2}{2000}$$

where

- R is the resistor from RT pin to GND, in  $\Omega$
- $f_{\rm SW}$  is the desired switching frequency, in Hz

#### 8.4.8 Clock Sync Point Selection

The device implements an unique clock sync scheme for phase interleaving during stackable configuration. The device will receive the clock through sync pin and generate sync points for another device to sync to one of them to achieve phase interleaving. Sync point options can be selected through RT pin when 1) device is configurated as master sync in, 2) device is configured as slave. See Table 5 for control mode selection.




Figure 18. 2-Phase Stackable with 180° Clock Phase Shift

ZHCSJ36-NOVEMBER 2018 www.ti.com.cn

CLOCK SYNC OPTIONS	RESISTOR VALUE (kΩ)
0 (0° Interleaving)	0
1/4 (90° Interleaving)	8.66
1/3 (120° Interleaving)	15.4
2/3 (240° Interleaving)	23.7
3/4 (270° Interleaving)	34.8
1/2 (180° Interleaving)	OPEN

#### 8.4.9 Synchronization and Stackable Configuration

The device can synchronize to an external clock which must be equal to or higher than internal frequency setting. For stand alone device, the external clock should be applied to the SYNC pin before VDD ramps up. A sudden change in synchronization clock frequency causes an associated control loop response, resulting in an overshoot or undershoot on the output voltage.

In dual phase stackable configuration:

- 1. when there is no external system clock applied, the master device will be configured as clock master, sending out pre-set switching frequency clock to slave device through SYNC pin. Slave receives this clock as switching clock with phase interleaving.
- 2. when a system clock is applied, both master and slave devices will be configured as clock slave, they sync to the external system clock as switching frequency with proper phase shift

#### 8.4.10 Dual-Phase Stackable Configurations

#### 8.4.10.1 Configuration 1: Master Sync Out Clock-to-Slave

- Direct SYNC, VSHARE and ISHARE connections between master and slave.
- Switching frequency is set by RT pin of master, and pass to slave through SYNC pin. SYNC pin of master will be configured as sync out by it's MODE pin.
- Slave receives clock from SYNC pin. Its RT pin determines the sync point for clock phase shift.




Figure 19. 2-Phase Stackable with 180° Phase Shift: Master Sync Out Clock-to-Slave

#### 8.4.10.2 Configuration 2: Master and Slave Sync to External System Clock

- Direct connection between external clock and SYNC pin of master and slave.
- Direct VSHARE and ISHARE connections between master and slave.
- SYNC pin of master is configured as sync in by its MODE pin.
- Master and slave receive external system clock from SYNC pin. Their RT pin determine the sync point for clock phase shift.






Figure 20. 2-Phase Stackable with 180° Phase Shift: Master and Slave Sync to External System Clock

#### 8.4.11 Operation Mode

The operation mode and API/body brake feature is set by the MODE pin. They are selected by the resistor connected from MODE pin to GND. Mode pin sets the device to be stand-alone mode or stackable mode. In stand-alone mode, MODE pin sets the API on/off or trigger point sensitivity of API (1x stands for most sensitive and 4x stands for least sensitive). In stackable mode, the MODE pin sets the device as master or slave, as well as SYNC pin function (sync in or sync out) of the master device.

CONTROL MODE SELECTION	API/BODY BRAKE	RESISTOR VALUE (k $\Omega$ ) and API/BB Threshold (1)	NOTE
	API OFF BB OFF	Open	
Standalone	API ON BB OFF	15.4, API = 35 mV	Supposin to receive electr
API/body brake		121, API = 15 mV, BB = 30 mV	<ul><li>Sync pin to receive clock</li><li>RT pin to set frequency</li></ul>
	API ON BB ON	187, API = 25 mV, BB = 30 mV	
	(API Threshold Setting)	8.66, API = 35 mV, BB = 30 mV	
		78.7, API = 45 mV, BB = 30 mV	
(Master sync out)		23.7	<ul><li>Sync pin to send out clock</li><li>RT pin to set frequency</li></ul>
(Master sync in)	API OFF BB OFF	34.8	<ul><li>Sync pin to receive clock</li><li>RT pin to set sync point</li></ul>
(Slave sync In)		51.1	Sync pin to receive clock     RT pin to set sync point

**Table 5. MODE Pin-Strapping Selection** 


#### 8.4.12 API/Body Brake

is a true fixed frequency converter. The major limitation for any fixed frequency converter is that during transient load step up, the converter needs to wait for the next clock cycle to response to the load change, depending on loop bandwidth design and the timing of load transient, this delay time could cause additional output voltage drop, implements a special circuitry to improve transient performance. During load step up, the converter senses both the speed and the amplitude of the output voltage change, if the output voltage change is fast and big enough, the converter will issue an additional PWM pulse before the next available clock cycle to stop output voltage from further dropping, thus reducing the undershoot voltage.

<sup>(1)</sup> The E48 series resistors with tolerance of 1% or less are recommended.

ZHCSJ36-NOVEMBER 2018 www.ti.com.cn

During load step-down, implements a body-brake function, that turns off both high-side and lowside FET, and allows power to dissipate through the low-side body diode, reducing overshoot. This approach is very effective while having some impact on efficiency during transient. See Figure 21 and Figure 22.



#### 8.4.13 Sense and Overcurrent Protection

#### 8.4.13.1 Low-Side MOSFET Overcurrent Protection

The utilizes ILIM pin to set the OCP level. The ILIM pin must be connected to AGND through the ILIM voltage setting resistor, RILIM. The ILIM terminal sources IILIM current, which is around 11.2 µA typically at room temperature, and the ILIM level is set to the OCP ILIM voltage VILIM as shown in Equation 2. In order to provide both good accuracy and cost effective solution, supports temperature compensated MOSFET R<sub>DS(on)</sub> sensing.

$$V_{ILIM}(mV) = R_{ILIM}(k\Omega) \times I_{ILIM}(\mu A)$$
Consider  $R_{DS(on)}$  variation vs VDD in calculation (2)

Also, performs both positive and fixed negative inductor current limiting.

The inductor current is monitored by the voltage between GND pin and SW pin during the OFF time. ILIM has 1200 ppm/°C temperature slope to compensate the temperature dependency of the R<sub>DS(on)</sub>. The GND pin is used as the positive current sensing node.

The device has cycle-by-cycle over-current limiting control. The inductor current is monitored during the OFF state and the controller maintains the OFF state during the period that the inductor current is larger than the overcurrent ILIM level. VILIM sets the peak level of the inductor current. Thus, the load current at the overcurrent threshold, I<sub>OCP</sub>, can be calculated as shown in .

$$\begin{split} & I_{\text{OCP}} = V_{\text{ILIM}}/(16 \times R_{\text{DS(on)}}) - I_{\text{IND(ripple)}}/2 \\ & = \frac{V_{\text{ILIM}}}{16 \times R_{\text{DS(on)}}} - \frac{1}{2 \times L \times f_{\text{SW}}} \times \frac{(V_{\text{IN}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN}}} \end{split}$$

where

R<sub>DS(on)</sub> is the on-resistance of the low-side MOSFET. (3)

Equation 3 is valid for VDD  $\geq$  5 V. Use 0.58 m $\Omega$  for R<sub>DS(on)</sub> in calculation, which is the pure on-resistance for current sense.



If an overcurrent event is detected in a given switching cycle, the device increments an overcurrent counter. When the device detects three consecutive overcurrent (either high-side or low-side) events, the converter responds, entering continuous restart hiccup. In continuous hiccup mode, the device implements a 7 soft-start cycle timeout, followed by a normal soft-start attempt. When the overcurrent fault clears, normal operation resumes; otherwise, the device detects overcurrent and the process repeats.

#### 8.4.13.2 High-Side MOSFET Overcurrent Protection

The device also implements a fixed high-side MOSFET overcurrent protection to limit peak current, and prevent inductor saturation in the event of a short circuit. The device detects an overcurrent event by sensing the voltage drop across the high-side MOSFET during ON state. If the peak current reaches the IHOSC level on any given cycle, the cycle terminates to prevent the current from increasing any further. High-side MOSFET overcurrent events are counted. If the devices detect three consecutive overcurrent events (high-side or low-side), the converter responds by entering continuous restart hiccup.

## 8.4.14 Output Overvoltage and Undervoltage Protection

The device includes both output overvoltage protection and output undervoltage protection capability. The devices compare the RSP pin voltage to internal selectable pre-set voltages. If the RSP voltage with respect to RSN voltage rises above the output overvoltage protection threshold, the device terminates normal switching and turns on the low-side MOSFET to discharge the output capacitor and prevent further increases in the output voltage. Then the device enters continuous restart hiccup.

If the RSP pin voltage falls below the undervoltage protection level, after soft-start has completed, the device terminates normal switching and forces both the high-side and low-side MOSFETs off, then enters hiccup time-out delay prior to restart.

#### 8.4.15 Overtemperature Protection


An internal temperature sensor protects the devices from thermal runaway. The internal thermal shutdown threshold,  $T_{SD}$ , is fixed at 165°C typical. When the devices sense a temperature above  $T_{SD}$ , power conversion stops until the sensed junction temperature falls by the thermal shutdown hysteresis amount; then, the device starts up again.

#### 8.4.16 RSP/RSN Remote Sense Function

RSP and RSN pins are used for remote sensing purpose. In the case where feedback resistors are required for output voltage programming, the RSP pin should be connected to the mid-point of the resistor divider and the RSN pin should always be connected to the load return.

When feedback resistors are not required as when the VSEL programs the output voltage set point, connect the RSP pin to the positive sensing point of the load and the RSN pin should always be connected to the load return. RSP and RSN pins are extremely high-impedance input terminals of the true differential remote sense amplifier. The feedback resistor divider should use resistor values much less than  $100 \text{ k}\Omega$ . A simple rule of thumb is to use a  $10\text{-k}\Omega$  lower divider resistor and then size the upper resistor to achieve the desired ratio.





#### 8.4.17 Current Sharing

When devices operate in dual-phase stackable application, a current sharing loop maintains the current balance between devices. Both devices share the same internal control voltage through VSHARE pin. The sensed current in each phase is compared first in a current share block by connecting ISHARE pin of each device, then the error current is added into the internal loop. The resulting voltage is compared with the PWM ramp to generate the PWM pulse.

#### 8.4.18 Loss of Synchronization

During sync clock condition, each individual converter will continuously compare current falling edge and previous falling edge, if current falling edge exceeded a 1us delay versus previous pulse, converter will declare a lost sync fault, and response by pulling down ISHARE to shut down all phases.




Figure 25. Switching Response When Sync Clock Lost

## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS543C20A device is a highly-integrated synchronous step-down DC/DC converter. The device is used to convert a higher DC input voltage to a lower DC output voltage, with a maximum output current of 40 A. Use the following design procedure to select key component values for this device.

## 9.2 Typical Application: TPS543C20A Stand-alone Device




Figure 26. 4.5-V to 16-V Input, 1-V Output, 40-A Converter



## 9.2.1 Design Requirements

For this design example, use the input parameters shown in Table 6.

**Table 6. Design Example Specifications** 

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage		4	12		V
V <sub>IN(ripple)</sub>	Input ripple voltage	I <sub>OUT</sub> = A			0.4	V
V <sub>OUT</sub>	Output voltage			0.9		V
	Line regulation	5 V ≤ V <sub>IN</sub> ≤ 16 V			0.5%	
	Load regulation	0 V ≤ I <sub>OUT</sub> ≤ A			0.5%	
V <sub>PP</sub>	Output ripple voltage	I <sub>OUT</sub> = A		20		mV
V <sub>OVER</sub>	Transient response overshoot	I <sub>STEP</sub> = 10 A		50		mV
V <sub>UNDER</sub>	Transient response undershoot	I <sub>STEP</sub> = 10A		50		mV
I <sub>OUT</sub>	Output current	5 V ≤ V <sub>IN</sub> ≤ 16 V		35	40	Α
t <sub>SS</sub>	Soft-start time	V <sub>IN</sub> = 12 V		4		ms
loc	Overcurrent trip point <sup>(1)</sup>			45		Α
η	Peak efficiency	I <sub>OUT</sub> = A, V <sub>IN</sub> = 12 V, V <sub>DD</sub> = 5 V		90%		
f <sub>SW</sub>	Switching frequency		300	500	700	kHz

<sup>(1)</sup> DC overcurrent level

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS543C20A device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 9.2.2.2 Switching Frequency Selection

Select a switching frequency for the TPS543C20A. There is a trade off between higher and lower switching frequencies. Higher switching frequencies may produce smaller solution size using lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes extra switching losses, which decrease efficiency and impact thermal performance. In this design, a moderate switching frequency of 500 kHz achieves both a small solution size and a high efficiency operation is selected. The device supports continuous switching frequency programming; see Equation 4. additional considerations (internal ramp compensation) other than switching frequency need to be included.

ZHCSJ36-NOVEMBER 2018 www.ti.com.cn

$$R_{RT} = \frac{20 \times 10^9}{500 \times 10^3} - 2 \times \frac{500 \times 10^3}{2000} = 39.5 \text{ k}\Omega$$
(4)

In this case, a standard resistor value of 40.2 k $\Omega$  is selected.

#### 9.2.2.3 Inductor Selection

To calculate the value of the output inductor (L), use Equation 5. The coefficient  $K_{IND}$  represents the amount of inductor-ripple current relative to the maximum output current. The output capacitor filters the inductor-ripple current. Therefore, selecting a high inductor-ripple current impacts the selection of the output capacitor because the output capacitor must have a ripple-current rating equal to or greater than the inductor-ripple current. Generally, the K<sub>IND</sub> must be kept between 0.1 and 0.3 for balanced performance. Using this target ripple current, the required inductor size can be calculated as shown in .

$$L = \frac{V_{OUT}}{V_{IN} \times f_{SW}} - \frac{V_{IN} - V_{OUT}}{I_{OUT} \times KIND} = \frac{1 \text{ V} \times (12 \text{ V} - 1 \text{V})}{12 \text{ V} \times 500 \text{ kHz} \times 40 \text{ A} \times 0.1} = 458 \text{ nH}$$
(5)

A standard inductor value of 470 nH is selected. For this application, Wurth 744309047 was used from the weborderable EVM.

#### 9.2.2.4 Input Capacitor Selection

The TPS543C20A devices require a high-quality, ceramic, type X5R or X7R, input decoupling capacitor with a value of at least 1 µF of effective capacitance on the VDD pin, relative to AGND. The power stage input decoupling capacitance (effective capacitance at the PVIN and PGND pins) must be sufficient to supply the high switching currents demanded when the high-side MOSFET switches on, while providing minimal input voltage ripple as a result. This effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple to the device during full load. The input ripple current can be calculated using Equation 6.

$$I_{CIN(rms)} = I_{OUT(max)} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \frac{(V_{IN} - V_{OUT})}{V_{IN}} = 16 \text{ Arms}$$
(6)

The minimum input capacitance and ESR values for a given input voltage ripple specification, VIN(ripple), are shown in Equation 7 and Equation 8. The input ripple is composed of a capacitive portion, V<sub>RIPPLE(cap)</sub>, and a

shown in Equation 7 and Equation 8. The input ripple is composed of a capacitive portion, 
$$V_{RIPPLE(cap)}$$
, and a resistive portion,  $V_{RIPPLE(esr)}$ .

$$C_{IN(min)} = \frac{I_{OUT\,(max)} \times V_{OUT}}{V_{RIPPLE\,(cap)} \times V_{IN\,(max)} \times f_{SW}} = 38.5 \, \mu F \tag{7}$$

$$ESR_{CIN (max)} = \frac{V_{RIPPLE(ESR)}}{I_{OUT (max)} + \left(\frac{I_{RIPPLE}}{2}\right)} = 7 \text{ m}\Omega$$
(8)

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The input capacitor must also be selected with the DC bias taken into account. For this example design, a ceramic capacitor with at least a 25-V voltage rating is required to support the maximum input voltage. For this design, allow 0.1-V input ripple for  $V_{RIPPLE(cap)}$ , and 0.3-V input ripple for  $V_{RIPPLE(esr)}$ . Using Equation 7 and Equation 8, the minimum input capacitance for this design is 38.5  $\mu$ F, and the maximum ESR is 9.4  $m\Omega$ . For this example, four 22- $\mu$ F, 25-V ceramic capacitors and one additional 100-μF, 25-V low-ESR polymer capacitors in parallel were selected for the power stage.

#### 9.2.2.5 Bootstrap Capacitor Selection

A ceramic capacitor with a value of 0.1 µF must be connected between the BOOT and SW pins for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. Use a capacitor with a voltage rating of 25 V or higher.

## 9.2.2.6 BP Pin

www.ti.com.cn

Bypass the BP pin to GND with  $4.7-\mu F$  of capacitance. In order for the regulator to function properly, it is important that these capacitors be localized to the TPS543C20A, with low-impedance return paths. See *Power Good and Enable* section for more information.

#### 9.2.2.7 R-C Snubber and VIN Pin High-Frequency Bypass

Though it is possible to operate the TPS543C20A within absolute maximum ratings without ringing reduction techniques, some designs may require external components to further reduce ringing levels. This example uses two approaches: a high frequency power stage bypass capacitor on the VIN pins, and an R-C snubber between the SW area and GND.

The high-frequency VIN bypass capacitor is a lossless ringing reduction technique which helps minimizes the outboard parasitic inductances in the power stage, which store energy during the low-side MOSFET on-time, and discharge once the high-side MOSFET is turned on. For this example twin 2.2-nF, 25-V, 0603-sized high-frequency capacitors are used. The placement of these capacitors is critical to its effectiveness.

Additionally, an R-C snubber circuit is added to this example. To balance efficiency and spike levels, a 1-nF capacitor and a 1- $\Omega$  resistor are chosen. In this example a 0805-sized resistor is chosen, which is rated for 0.125 W, nearly twice the estimated power dissipation. See SLUP100 for more information about snubber circuits.

#### 9.2.2.8 Output Capacitor Selection

There are three primary considerations for selecting the value of the output capacitor. The output capacitor affects three criteria:

- Stability
- · Regulator response to a change in load current or load transient
- Output voltage ripple

These three considerations are important when designing regulators that must operate where the electrical conditions are unpredictable. The output capacitance needs to be selected based on the most stringent of these three criteria.

#### 9.2.2.8.1 Response to a Load Transient

The output capacitance must supply the load with the required current when current is not immediately provided by the regulator. When the output capacitor supplies load current, the impedance of the capacitor greatly affects the magnitude of voltage deviation (such as undershoot and overshoot) during the transient.

Use Equation 9 and Equation 10 to estimate the amount of capacitance needed for a given dynamic load step and release.

#### **NOTE**

There are other factors that can impact the amount of output capacitance for a specific design, such as ripple and stability.



(10)

$$C_{OUT(min\_under)} = \frac{L \times \Delta I_{LOAD(max)}^{2}}{2 \times \Delta V_{LOAD(INSERT)} \times (V_{IN} - V_{VOUT})} + \frac{\Delta I_{LOAD(max)} \times (1 - D) \times t_{SW}}{\Delta V_{LOAD(INSERT)}}$$

$$C_{OUT(min\_over)} = \frac{L_{OUT} \times \left(\Delta I_{LOAD(max)}\right)^{2}}{2 \times \Delta V_{LOAD(release)} \times V_{OUT}}$$
(9)

#### where

- C<sub>OUT(min\_under)</sub> is the minimum output capacitance to meet the undershoot requirement
- C<sub>OUT(min\_over)</sub> is the minimum output capacitance to meet the overshoot requirement
- D is the duty cycle
- L is the output inductance value (0.47 μH)
- ΔI<sub>LOAD(max)</sub> is the maximum transient step (10 A)
- V<sub>OUT</sub> is the output voltage value (900 mV)
- t<sub>SW</sub> is the switching period (2 μs)
- $\bullet$  V<sub>IN</sub> is the minimum input voltage for the design (12 V)
- ΔV<sub>LOAD(insert)</sub> is the undershoot requirement (50 mV)
- ΔV<sub>LOAD(release)</sub> is the overshoot requirement (50 mV)
- This example uses a combination of POSCAP and MLCC capacitors to meet the overshoot requirement.
  - POSCAP bank #1: 2 x 330  $\mu$ F, 2.5 V, 3 m $\Omega$  per capacitor
  - MLCC bank #2:  $3 \times 100 \mu F$ , 6.3 V, 1 m $\Omega$  per capacitor

#### 9.2.2.8.2 Ramp Selection Design to Ensure Stability

Certain criteria is recommended for to achieve optimized loop stability, bandwidth and switching jitter performance. As a rule of thumb, the internal ramp voltage should be  $2\sim4$  times bigger than the output capacitor ripple(capacitive ripple only). is defined to be ease-of-use, for most applications, TI recommends ramp resistor to be 187 k $\Omega$  to achieve the optimized jitter and loop response. For detailed design procedure, see the WEBENCH® Power Designer.



www.ti.com.cn ZHCSJ36-NOVEMBER 2018

#### 9.2.3 Application Curves




Figure 27. Transient Response of 0.9-V Output at 12-V<sub>IN</sub>, Transient is 15 A to 25 A to 15 A, the Step is 10 A at 40 A/µs




Figure 28. Output Ripple and SW Node of 0.9-V Output at 12-V<sub>IN</sub>, -A Output




Figure 29. Output Ripple and SW Node of 0.9-V Output at 12-V<sub>IN</sub>, 0-A Output




Figure 30. Start up from Control, 0.9-V Output at 12-V<sub>IN</sub>, 10-mA Output




Figure 31. 0.5-V Prebias start up from Control, 0.9-V Output at 12-V<sub>IN</sub>, 20-A Output




Figure 32. Output Voltage Start-up and Shutdown, 0.9-V Output at 12-V<sub>IN</sub>, 0.5-A Output

## TEXAS INSTRUMENTS

## 9.3 System Example

#### 9.3.1 Two-Phase Stackable




Figure 33. 2-Phase Stackable


See Synchronization and Stackable Configuration section.




ZHCSJ36-NOVEMBER 2018 www.ti.com.cn

## **System Example (continued)**

#### 9.3.1.1 Application Curves



#### System Example (continued)



## 10 Power Supply Recommendations

This device is designed to operate from an input voltage supply between 4 V and 16 V. Ensure the supply is well regulated. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is the quality of the PCB layout and grounding scheme. See the recommendations in *Layout*.

## 11 Layout

www.ti.com.cn

#### 11.1 Layout Guidelines

- It is absolutely critical that all GND pins, including AGND (pin 29), GND (pin 27), and PGND (pins 13, 14, 15, 16, 17, 18, 19, and 20) are connected directly to the thermal pad underneath the device via traces or plane. The number of thermal vias needed to support 40-A thermal operation should be as many as possible; in the EVM design orderable on the Web, a total of 23 thermal vias are used. The TPS543C20EVM-799 is available for purchase at ti.com.
- Place the power components (including input/output capacitors, output inductor, and TPS543C20 device) on one side of the PCB (solder side). At least one or two innner layers/planes must be inserted, connecting to power ground, in order to shield and isolate the small signal traces from noisy power lines.
- Place the VIN decoupling capacitors as close to the PVIN and PGND as possible to minimize the input AC current loop. The high frequency decoupling capacitor (1 nF to 0.1 μF) should be placed next to the PVIN pin and PGND pin as close as the spacing rule allows. This helps surpressing the switch node ringing.
- Place a 10-nF to 100-nF capacitor close to IC from Pin 25 VIN to Pin 27 GND.
- Place VDD and BP decoupling capacitors as close to the device pins as possible. Do not use PVIN plane
  connection for VDD. VDD needs to be tapped off from PVIN with separate trace connection. Ensure to
  provide GND vias for each decoupling capacitor and make the loop as small as possible.
- The PCB trace defined as switch node, which connects the SW pins and up-stream of the output inductor should be as short and wide as possible. In web orderable EVM design, the SW trace width is 400 mil. Use separate via or trace to connect SW node to snubber and bootstrap capacitor. Do not combine these connections
- All sensitive analog traces and components such as RAMP, RSP, RSN, ILIM, MODE, VSEL and RT should be placed away from any high voltage switch node (itself and others), such as SW and BOOT to avoid noise coupling. In addition, MODE, VSEL, ILIM, RAMP and RT programming resistors should be placed near the device/pins.
- The RSP and RSN pins operate as inputs to a differential remote sense amplifier that operates with very high impedance. It is essential to route the RSP and RSN pins as a pair of diff-traces in Kelvin-sense fashion. Route them directly to either the load sense points (+ and –) or the output bulk capacitors. The internal circuit uses the RSP pin for on-time adjustment. It is critical to tie the RSP pin directly tied to VOUT (load sense point) for accurate output voltage result.
- Use caution when routing of the SYNC, VSHARE and ISHARE traces for 2-phase configurations. The SYNC trace carries a rail-to-rail signal and should be routed away from sensitive analog signals, including the VSHARE, ISHARE, RT, and FB signals. The VSHARE and ISHARE traces should also be kept away from fast switching voltages or currents formed by the PVIN, AVIN, SW, BOOT, and BP pins.

## TEXAS INSTRUMENTS

## 11.2 Layout Example




图 43. Example Layout



## 11.3 Package Size, Efficiency and Thermal Performance

The TPS543C20A device is available in a 5 mm × 7 mm, QFN package with 40 power and I/O pins. It employs TI proprietary MCM packaging technology with thermal pad. With a properly designed system layout, applications achieve optimized safe operating area (SOA) performance. The curves shown in and are based on the orderable evaluation module design.




图 46. Thermal Image at 1.0-V Output at 12 V<sub>IN</sub>, 40-A Output, at 25°C Ambient

25.4

## TEXAS INSTRUMENTS

## Package Size, Efficiency and Thermal Performance (接下页)




图 47. Recommended Reflow Oven Thermal Profile

## 表 7. Recommended Thermal Profile Parameters

	PARAMETER	MIN	TYP	MAX	UNIT				
RAMP UP AND RAMP DOWN									
r <sub>RAMP(up)</sub>	Average ramp-up rate, T <sub>S(MAX)</sub> to T <sub>P</sub>			3	°C/s				
r <sub>RAMP(down)</sub>	Average ramp-down rate, T <sub>P</sub> to T <sub>S(MAX)</sub>			6	°C/s				
PRE-HEAT									
T <sub>S</sub>	Pre-heat temperature	150		200	°C				
t <sub>S</sub>	Pre-heat time, T <sub>S(min)</sub> to T <sub>S(max)</sub>	60		180	s				
REFLOW									
TL	Liquidus temperature		217		°C				
T <sub>P</sub>	Peak temperature			260	°C				
tL	Time maintained above liquidus temperature, T <sub>L</sub>	60		150	s				
t <sub>P</sub>	Time maintained within 5°C of peak temperature, T <sub>P</sub>	20		40	s				
t <sub>25P</sub>	Total time from 25°C of peak temperature, T <sub>P</sub>			480	s				



#### 12 器件和文档支持

#### 12.1 器件支持

#### 12.1.1 开发支持

#### **12.1.1.1** 使用 WEBENCH® 工具创建定制设计

单击此处,使用 TPS543C20A 器件并借助 WEBENCH® 电源设计器创建定制设计方案。

- 1. 首先输入输入电压  $(V_{IN})$ 、输出电压  $(V_{OUT})$  和输出电流  $(I_{OUT})$  要求。
- 2. 使用优化器拨盘优化该设计的关键参数,如效率、尺寸和成本。
- 3. 将生成的设计与德州仪器 (TI) 的其他可行的解决方案进行比较。

WEBENCH 电源设计器可提供定制原理图以及罗列实时价格和组件供货情况的物料清单。

在多数情况下,可执行以下操作:

- 运行电气仿真,观察重要波形以及电路性能
- 运行热性能仿真,了解电路板热性能
- 将定制原理图和布局方案以常用 CAD 格式导出
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息,请访问 www.ti.com.cn/WEBENCH。

#### 12.1.2 文档支持

#### 12.1.2.1 相关文档

请参阅如下相关文档:

《TPS543C20A 40A 单相同步降压转换器》

#### 12.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 12.4 商标

NexFET, PowerStack, E2E are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 12.6 术语表

#### SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。





## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2018 德州仪器半导体技术(上海)有限公司



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS543C20ARVFR	ACTIVE	LQFN-CLIP	RVF	40	2500	RoHS-Exempt & Green	NIPDAU   SN	Level-2-260C-1 YEAR	-40 to 125	TPS543C20A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS543C20ARVFR	LQFN- CLIP	RVF	40	2500	330.0	16.4	5.35	7.35	1.7	8.0	16.0	Q1
TPS543C20ARVFR	LQFN- CLIP	RVF	40	2500	330.0	16.4	5.3	7.3	1.8	8.0	16.0	Q1

www.ti.com 5-Jan-2021



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS543C20ARVFR	LQFN-CLIP	RVF	40	2500	367.0	367.0	38.0
TPS543C20ARVFR	LQFN-CLIP	RVF	40	2500	367.0	367.0	38.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4211383/D








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Reference JEDEC registration MO-220.






NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司