



## **DAC7613**

For most current data sheet and other product information, visit www.burr-brown.com

# 12-Bit, Voltage Output DIGITAL-TO-ANALOG CONVERTER

## **FEATURES**

- LOW POWER: 1.8mW
- UNIPOLAR OR BIPOLAR OPERATION
- SETTLING TIME: 10µs to 0.012%
- 12-BIT LINEARITY AND MONOTONICITY: -40°C to +85°C
- DATA READBACK
- DOUBLE-BUFFERED DATA INPUTS
- 24-LEAD SSOP PACKAGE


## **APPLICATIONS**

- PROCESS CONTROL
- CLOSED-LOOP SERVO-CONTROL
- MOTOR CONTROL
- DATA ACQUISITION SYSTEMS

## DESCRIPTION

The DAC7613 is a 12-bit, voltage output digital-to-analog converter with guaranteed 12-bit monotonic performance over the specified temperature range. The DAC7613 accepts a 12-bit parallel input data, has double-buffered DAC input logic and provides a readback mode of the internal input register. An asynchronous reset clears all registers to a mid-scale code of  $800_{\rm H}$  or to a zero-scale of  $900_{\rm H}$ . The DAC7613 can operate from a single +5V supply or from +5V and -5V supplies.

Low power and small size makes the DAC7613 ideal for data acquisition systems and closed-loop servocontrol. The DAC7613 is available in a plastic SSOP-24 package, and offers guaranteed specifications over the  $-40^{\circ}$ C to  $+85^{\circ}$ C temperature range.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85766 • Tel: (520) 746-1111

Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

## **SPECIFICATION**

At  $T_A = -40^{\circ}C$  to +85°C,  $V_{DD} = +5V$ ,  $V_{SS} = -5V$ ,  $V_{REFH} = +2.5V$ , and  $V_{REFL} = -2.5V$ , unless otherwise noted.

			DAC7613E		ı	DAC7613EI	3	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ACCURACY								
Linearity Error <sup>(1)</sup>	$V_{SS} = 0V \text{ or } -5V$			±2			±1	LSB(2)
Differential Linearity Error	$V_{SS} = 0V \text{ or } -5V$			±1			±1	LSB
Monotonicity	T <sub>MIN</sub> to T <sub>MAX</sub>	12			*			Bits
Zero-Scale Error	Code = 000 <sub>H</sub>			±4			*	LSB
Zero-Scale Drift			2	5		*	*	ppm/°C
Full-Scale Error	Code = FFF <sub>H</sub>			±4			*	LS
Zero-Scale Error	$Code = 00A_{H}, V_{SS} = 0V$			±8			*	LSB
Zero-Scale Drift	$V_{SS} = 0V$		5	10		*	*	ppm/°C
Full-Scale Error	Code = $FFF_H$ , $V_{SS} = 0V$			±8			*	LSB
Power Supply Rejection	5545 H, 135		30			*	,	ppm/V
ANALOG OUTPUT								pp
Voltage Output <sup>(3)</sup>	$V_{REFI} = 0V$ , $V_{SS} = 0V$	0		V <sub>REFH</sub>	*		*	V
venage carpar	$V_{SS} = -5V$	V <sub>REFL</sub>		V <sub>REFH</sub>	*		*	V
Output Current	VSS - 01	-1.25		+1.25	*		*	mA
Load Capacitance	No Oscillation	1.20	100	11.25	,	*	,	pF
Short-Circuit Current	140 Oscillation		+5, –15			*		mA
Short-Circuit Duration			Indefinite			*		III/A
			macmine			7		
REFERENCE INPUT		.,		0.5	.,			.,,
V <sub>REFH</sub> Input Range	$V_{SS} = 0V \text{ or } -5V$	V <sub>REFL</sub> + 1.25		+2.5	*		*	V
V <sub>REFL</sub> Input Range	$V_{SS} = 0V$	0		V <sub>REFH</sub> - 1.25	*		*	V
V <sub>REFL</sub> Input Range	$V_{SS} = -5V$	-2.5		V <sub>REFH</sub> – 1.25	*		*	V
DYNAMIC PERFORMANCE								
Settling Time <sup>(4)</sup>	To ±0.012%		5	10		*	*	μs
Output Noise Voltage	0Hz to 1MHz		40			*		nV/√ <del>Hz</del>
DIGITAL INPUT/OUTPUT								
Logic Family			CMOS		*			
Logic Levels								
V <sub>IH</sub>	$I_{IH} \leq \pm 10 \mu A$	0.7 V <sub>DD</sub>		V <sub>DD</sub> + 0.3	*		*	V
V <sub>IL</sub>	$I_{IL} \leq \pm 10 \mu A$	-0.3		0.3 V <sub>DD</sub>	*		*	V
V <sub>OH</sub>	$I_{OH} = -0.8$ mA	3.6		V <sub>DD</sub>	*		*	V
V <sub>OL</sub>	$I_{OL} = 1.6 \text{mA}$	0.0		0.4	*		*	V
Data Format	.OL		ı traight Bina		,	*	,	
POWER SUPPLY REQUIREMENTS			3	<u> </u>				
V <sub>DD</sub>		4.75		5.25	*		*	V
V <sub>DD</sub> V <sub>SS</sub>	If V <sub>SS</sub> ≠ 0V	-5.25		-4.75	*		*	V
vss I <sub>DD</sub>	11 VSS ≠ UV	3.23	0.35	0.5	,`	*	*	mA
I <sub>SS</sub>		-0.65	-0.45	0.0	*	*	"	mA
Power Dissipation	$V_{SS} = -5V$	0.00	4	5.75	,	*	*	mW
1 one. Dissipation	$V_{SS} = -5V$ $V_{SS} = 0V$		1.8	2.5		*	*	mW
TEMPERATURE RANGE	00							
Specified Performance		-40		+85	*		*	°C
oposition i chomianos		-40		, 55	,			

NOTES: (1) If  $V_{SS} = 0V$ , specification applies at code  $00A_H$  and above. (2) LSB means Least Significant Bit, when  $V_{REFH}$  equals +2.5V and  $V_{REFL}$  equals -2.5V, then one LSB equals 1.22mV. (3) Ideal output voltage, does not take into account zero or full-scale error. (4) If  $V_{SS} = -5V$ , full-scale 5V step. If  $V_{SS} = 0V$ , full-scale positive 2.5V step and negative step from code FFF<sub>H</sub> to  $00A_H$ .

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



2

#### ABSOLUTE MAXIMUM RATINGS(1)

V <sub>DD</sub> to V <sub>SS</sub>	0.3V to 11V
V <sub>DD</sub> to GND	
V <sub>REFL</sub> to V <sub>SS</sub>	0.3V to $(V_{DD} - V_{SS})$
V <sub>DD</sub> to V <sub>REFH</sub>	$-0.3V$ to $(V_{DD} - V_{SS})$
V <sub>REFH</sub> to V <sub>REFL</sub>	0.3V to $(V_{DD} - V_{SS})$
Digital Input Voltage to GND	$-0.3V$ to $V_{DD} + 0.3V$
Digital Output Voltage to GND	$-0.3V$ to $V_{DD} + 0.3V$
Maximum Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

# ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE/ORDERING INFORMATION

PRODUCT	MAXIMUM LINEARITY ERROR (LSB)	MAXIMUM DIFFERENTIAL LINEARITY ERROR (LSB)	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFICATION TEMPERATURE RANGE	ORDERING NUMBER <sup>(1)</sup>	TRANSPORT MEDIA
DAC7613E	±2 "	±1 "	SSOP-24	338	-40°C to +85°C	DAC7613E DAC7613E/1K	Rails Tape and Reel
DAC7613EB	±1 "	±1 "	SSOP-24	338	-40°C to +85°C	DAC7613EB DAC7613EB/1K	Rails Tape and Reel

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of "DAC7613E/1K" will get a single 1000-piece Tape and Reel.

### **PIN CONFIGURATION**





### **PIN DESCRIPTIONS**


PIN	LABEL	DESCRIPTION
1	DB11	Data Bit 11, MSB
2	DB10	Data Bit 10
3	DB9	Data Bit 9
4	DB8	Data Bit 8
5	DB7	Data Bit 7
6	DB6	Data Bit 6
7	DB5	Data Bit 5
8	DB4	Data Bit 4
9	DB3	Data Bit 3
10	DB2	Data Bit 2
11	DB1	Data Bit 1
12	DB0	Data Bit 0, LSB
13	$V_{REFL}$	Reference Input Voltage Low. Sets minimum output voltage for the DAC.
14	NIC	Not Internally Connected
15	$V_{REFH}$	Reference Input Voltage High. Sets maximum output voltage for the DAC.
16	V <sub>SS</sub>	Negative Analog Supply Voltage, 0V or –5V nominal.
17	GND	Ground
18	$V_{DD}$	Positive Power Supply
19	V <sub>OUT</sub>	DAC Voltage Output
20	LOADDAC	The selected DAC register becomes transparent when LOADDAC is LOW. It is in the latched state when LOADDAC is HIGH.
21	RESET	Asynchronous Reset Input. Sets the DAC register to either zero-scale $(000_{\rm H})$ or mid-scale $(800_{\rm H})$ when LOW. RESETSEL determines which code is active.
22	RESETSEL	When LOW, a LOW on RESET will cause the DAC register to be set to code 000 <sub>H</sub> . When RESETSEL is HIGH, a LOW on RESET will set the registers to code 800 <sub>H</sub> .
23	cs	Chip Select. Active LOW.
24	R/W	Enabled by $\overline{\mbox{CS}}.$ Controls data read and write from the input register.


# TYPICAL PERFORMANCE CURVES: V<sub>SS</sub> = 0V


At  $T_A = +25^{\circ}C$ ,  $V_{DD} = +5V$ ,  $V_{REFH} = +2.5V$ , and  $V_{REFL} = 0V$ , representative unit, unless otherwise specified.















# TYPICAL PERFORMANCE CURVES: $V_{SS} = -5V$


At  $T_A = +25$ °C,  $V_{DD} = +5V$ ,  $V_{REFH} = +2.5V$ , and  $V_{REFL} = 0V$ , representative unit, unless otherwise specified.













## THEORY OF OPERATION

The DAC7613 is a 12-bit, voltage output Digital-to-Analog Converter (DAC). The architecture is a classic R-2R ladder configuration followed by an operational amplifier that serves as a buffer. The minimum voltage output ("zero-scale") and maximum voltage output ("full-scale") are set by the external voltage references ( $V_{REFL}$  and  $V_{REFH}$ , respectively). The digital input is a 12-bit parallel word and the DAC input

register offers a readback capability. The converter can be powered from a single +5V supply or a dual  $\pm 5$ V supply. The device offers a reset function which immediately sets the DAC output voltage and DAC register to mid-scale (code  $800_{\rm H}$ ) or to zero-scale (code  $000_{\rm H}$ ), depending on the status of the reset selection. See Figures 1 and 2 for the basic operation of the DAC7613.




FIGURE 1. Basic Single-Supply Operation of the DAC7613.




FIGURE 2. Basic Dual-Supply Operation of the DAC7613.



#### **ANALOG OUTPUTS**

When  $V_{SS} = -5V$  (dual supply operation), the output amplifier can swing to within 2.25V of the supply rails, guaranteed over the  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  temperature range. With  $V_{SS} = 0V$  (single-supply operation), the output can swing to ground. Note that the settling time of the output op amp will be longer with voltages very near ground. Additionally, care must be taken when measuring the zero-scale error when  $V_{SS} = 0V$ . Since the output voltage cannot swing below ground, the output voltage may not change for the first few digital input codes  $(000_H, 001_H, 002_H, \text{etc.})$  if the output amplifier has a negative offset.

The behavior of the output amplifier can be critical in some applications. Under short-circuit conditions (DAC output shorted to ground), the output amplifier can sink a great deal more current than it can source. See the Specifications table for more details concerning short-circuit current.

#### REFERENCE INPUTS

The reference inputs,  $V_{REFL}$  and  $V_{REFH}$ , can be any voltage between  $V_{SS}+2.25V$  and  $V_{DD}-2.25V$  provided that  $V_{REFH}$  is at least 1.25V greater than  $V_{REFL}$ . The minimum output of each DAC is equal to  $V_{REFL}$  plus a small offset voltage (essentially, the offset of the output op amp). The maximum output is equal to  $V_{REFH}$  plus a similar offset voltage. Note that  $V_{SS}$  (the negative power supply) must either be connected to ground or must be in the range of -4.75V to -5.25V. The voltage on  $V_{SS}$  sets several bias points within the converter. If  $V_{SS}$  is not in one of these two configurations, the bias values may be in error and proper operation of the device is not guaranteed.

The current into the  $V_{REFH}$  input depends on the DAC output voltages and can vary from a few microamps to approximately 0.1 milliamp. The  $V_{REFH}$  source will not be required to sink current, only source it. Bypassing the reference voltage or voltages with at least a  $0.1\mu F$  capacitor placed as close to the DAC7613 package is strongly recommended.

#### DIGITAL INTERFACE

Table I shows the basic control logic for the DAC7613. Note that the internal register is level triggered and not edge triggered. When the appropriate signal is LOW, the register becomes transparent. When this signal is returned HIGH, the digital word currently in the register is latched. The first register (the input register) is triggered via the  $R/\overline{W}$ , and  $\overline{CS}$  inputs. The second register (the DAC register) is transparent when  $\overline{LOADDAC}$  input is pulled LOW.

The double-buffered architecture is mainly designed so that the DAC input register can be written at any time and then the DAC voltage updated by pulling LOADDAC LOW.

R/W	cs	RST	LOADDAC	INPUT REGISTER	DAC REGISTER	MODE
L	L	Н	L	Write	Write	Write
L	L	Н	Н	Write	Hold	Write Input
н	L	Н	Н	Read	Hold	Read Input
X	Н	Н	L	Hold	Update	Update
X	Н	Н	Н	Hold	Hold	Hold
X	Н	L	Х	Hold	Reset	Reset
X =	Don't	Care.				

TABLE I. DAC7613 Control Logic Truth Table.

#### **DIGITAL TIMING**

Figure 3 and Table II provide detailed timing for the digital interface of the DAC7613.

#### **DIGITAL INPUT CODING**

The DAC7613 input data is in Straight Binary format. The output voltage is given by the following equation:

$$V_{OUT} = V_{REFL} + \frac{\left(V_{REFH} - V_{REFL}\right) \cdot N}{4096}$$
 (1)

where N is the digital input code. This equation does not include the effects of offset (zero-scale) or gain (full-scale) errors.

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t <sub>RCS</sub>	CS LOW for Read	200			ns
t <sub>RDS</sub>	$R/\overline{W}$ HIGH to $\overline{CS}$ LOW	10			ns
t <sub>RDH</sub>	R/W HIGH after CS HIGH	0			ns
t <sub>DZ</sub>	CS HIGH to Data Bus in High Impedance		100		ns
t <sub>CSD</sub>	CS LOW to Data Bus Valid		100	160	ns
t <sub>WCS</sub>	CS LOW for Write	50			ns
t <sub>WS</sub>	$R/\overline{W}$ LOW to $\overline{CS}$ LOW	0			ns
t <sub>WH</sub>	R/W LOW after CS HIGH	5			ns
t <sub>DS</sub>	Data Valid to CS LOW	0			ns
t <sub>DH</sub>	Data Valid after CS HIGH	5			ns
t <sub>LWD</sub>	LOADDAC LOW	50			ns
t <sub>RESET</sub>	RESET LOW	50			ns

TABLE II. Timing Specifications ( $T_A = -40$ °C to +85°C).




FIGURE 3. Digital Input and Output Timing.





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
DAC7613E	ACTIVE	SSOP	DB	24	60	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7613E	Samples
DAC7613E/1K	ACTIVE	SSOP	DB	24	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7613E	Samples
DAC7613EB	ACTIVE	SSOP	DB	24	60	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7613E B	Samples
DAC7613EB/1K	ACTIVE	SSOP	DB	24	1000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	DAC7613E B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## **PACKAGE OPTION ADDENDUM**

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 15-Sep-2017

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC7613E/1K	SSOP	DB	24	1000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
DAC7613EB/1K	SSOP	DB	24	1000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1

www.ti.com 15-Sep-2017



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC7613E/1K	SSOP	DB	24	1000	346.0	346.0	33.0
DAC7613EB/1K	SSOP	DB	24	1000	346.0	346.0	33.0

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated