

DACx760 适用于 4-20mA 电流回路的单通道、12 位和 16 位可编程电流和电压输出数模方案

1 特性

- 输出电流：4mA 至 20mA；0mA 至 20mA；0mA 至 24mA
- 电压输出：
 - 0V 至 5V；0V 至 10V；±5V；±10V
 - 0V 至 5.5V；0V 至 11V；±5.5V；±11V（超出范围 10%）
- ±0.1% 最大 FSR 总未调整误差 (TUE)
- 微分非线性 (DNL)：±1 最低有效位 (LSB)（最大值）
- 同步电压和电流输出
- 5V 内部基准电压（10ppm/°C，最大值）
- 4.6V 内部电源输出
- 可靠性 特性：
 - 循环冗余码 (CRC) 校验和看门狗定时器
 - 过热警报
 - 开路警报，短接电流限制
- 宽温度范围：-40°C 至 125°C
- 6mm × 6mm 40 引脚超薄四方扁平无引线 (VQFN) 和 24 引脚散热薄型小外形尺寸封装 (HTSSOP) 封装

2 应用

- 4mA 至 20mA 电流环路
- 模拟输出模块
- 楼宇自动化
- 环境监测
- 可编程逻辑控制器 (PLC)
- 场传感器和过程发射器

3 说明

DAC7760 和 **DAC8760** 为低成本、高精度、全集成 12 位和 16 位数模转换器 (DAC)，设计用于满足工业过程控制应用 的要求。这些器件经编程可提供范围介于 4mA 至 20mA、0mA 至 20mA 或 0mA 至 24mA 的电流输出；或者作为一个范围介于 0V 至 5V，0V 至 10V，±5V，或 ±10V 的电压输出，可超出量程范围 10%（0V 至 5.5V，0V 至 11V，±5.5V，或 ±11V）。电流和电压输出在由一个单个数据寄存器进行控制的同时，可被同时启用。

这些器件包括一个加电复位功能，以确保在一个已知状态中加电（IOUT 和 VOUT 被禁用，并且处于高阻抗 (Hi-Z) 状态）。CLR 和 CLR-SEL 引脚将电压输出设定为零量程或中量程，并且在输出被启用时，电流输出被设定为量程范围的低端。零和增益寄存器可被设定为在终端系统中对器件进行数字校准。输出转换率也由寄存器设定。这些器件可在电流输出上添加一个外部 HART®信号，可通过一个 10V 至 36V 电源或两个高达 ±18V 的电源供电。所有型号均采用 6mm × 6mm 40 引脚 VQFN 和 24 引脚 HTSSOP 封装。

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DACx760	带散热片薄型小外形尺寸封装 (HTSSOP) (24)	7.80mm × 4.40mm
	VQFN (40)	6.00mm × 6.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。




DAC7760, DAC8760

ZHCSBX4C – JUNE 2013 – REVISED JANUARY 2018

www.ti.com.cn

框图



Copyright © 2016, Texas Instruments Incorporated

目录

1	特性	1	8.3	Feature Description	27
2	应用	1	8.4	Device Functional Modes	37
3	说明	1	8.5	Programming	40
4	修订历史记录	3	8.6	Register Maps	43
5	Device Comparison Table	4	9	Application and Implementation	46
6	Pin Configuration and Functions	4	9.1	Application Information	46
7	Specifications	6	9.2	Typical Application	50
7.1	Absolute Maximum Ratings	6	10	Power Supply Recommendations	53
7.2	ESD Ratings	6	11	Layout	53
7.3	Recommended Operating Conditions	6	11.1	Layout Guidelines	53
7.4	Thermal Information	7	11.2	Layout Example	54
7.5	Electrical Characteristics	7	11.3	Thermal Considerations	54
7.6	Electrical Characteristics: AC	11	12	器件和文档支持	55
7.7	Timing Requirements: Write Mode	12	12.1	相关链接	55
7.8	Timing Requirements: Readback Mode	12	12.2	Receiving Notification of Documentation Updates	55
7.9	Timing Requirements: Daisy-Chain Mode	12	12.3	社区资源	55
7.10	Typical Characteristics	14	12.4	商标	55
8	Detailed Description	27	12.5	静电放电警告	55
8.1	Overview	27	12.6	Glossary	55
8.2	Functional Block Diagram	27	13	机械、封装和可订购信息	55

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision B (June 2016) to Revision C	Page
• Changed description of <i>Power-Supply Sequence</i> section	31
• Added <i>The DACx760 Shares the SPI Bus With Other Devices</i> section	33
• Added first sentence to second paragraph and added last paragraph to <i>Frame Error Checking</i> section	34
• Added <i>The DACx760 Shares the SPI Bus With Other Devices</i> section	34
• Added last paragraph to <i>User Calibration</i> section	35
• Added last paragraph to <i>Programmable Slew Rate</i> section	37

Changes from Revision A (December 2013) to Revision B	Page
• 已添加 <i>ESD</i> 额定值表，推荐工作条件表，特性 说明 部分，器件功能模式，应用和实施部分，电源相关建议部分，布局部分，器件和文档支持部分以及机械、封装和可订购信息部分	1

Changes from Original (June 2013) to Revision A	Page
• 已将数据表状态由“产品预览”更改为“量产数据”	1

DAC7760, DAC8760


ZHCSBX4C – JUNE 2013 – REVISED JANUARY 2018

www.ti.com.cn

5 Device Comparison Table

RESOLUTION (Bits)	CURRENT AND VOLTAGE OUTPUT	CURRENT OUTPUT
12	DAC7760	DAC7750
16	DAC8760	DAC8750

6 Pin Configuration and Functions



Pin Functions

PIN			I/O	DESCRIPTION
NAME	VQFN	HTSSOP		
ALARM	2	3	Digital output	Alarm pin. Open drain output. External pullup resistor required (10 kΩ). The pin goes low (active) when the ALARM condition is detected (open circuit, over temperature, timeout and so forth).
AVDD	36	24	Supply input	Positive analog power supply.
AVSS	14, 37	1	Supply input	Negative analog power supply in dual power-supply operation. Connects to GND in single power-supply operation.
BOOST	27	20	Analog output	Boost pin. External transistor connection (optional).
CAP1	28	—	Analog input	Connection for current output filtering capacitor (optional).
CAP2	29	—	Analog input	Connection for current output filtering capacitor (optional).
CLR	5	6	Digital input	Clear input. Logic high on this pin causes the part to enter CLEAR state. Active high.
CLR-SEL	4	5	Digital input	Selects the VOUT value in CLEAR state, after power-on and reset.
CMP	24	17	Analog output	External compensation capacitor connection pin (optional). Addition of the external capacitor (connected between VOUT and this pin) improves the stability with high capacitive loads at the VOUT pin by reducing the bandwidth of the output amplifier, thus increasing the settling time.
DIN	8	9	Digital input	Serial data input. Data are clocked into the 24-bit input shift register on the rising edge of the serial clock input. Schmitt-Trigger logic input.
DVDD	39	2	Supply input or output	Digital power supply. Can be input or output, depending on DVDD-EN pin.
DVDD-EN	23	16	Digital input	Internal power-supply enable pin. Connect this pin to GND to disable the internal supply, or leave this pin unconnected to enable the internal supply. When this pin is connected to GND, an external supply must be connected to the DVDD pin.
GND	3,	4	Supply input	Ground reference point for all digital circuitry of the device. Connect to 0 V.
GND	12, 13, 15	11, 12	Supply input	Ground reference point for all analog circuitry of the device. Connect to 0 V.
HART-IN	25	18	Analog input	Input pin for HART modulation.
IOUT	26	19	Analog output	Current output pin
ISER-R	16	13	Analog input	Connection pin for external precision resistor (15 kΩ). See the Detailed Description section of this data sheet.
LATCH	6	7	Digital input	Load DAC registers input. A rising edge on this pin loads the input shift register data into the DAC data and control registers and updates the DAC outputs.
NC	1, 10, 11, 19, 20, 21, 22, 30, 31, 35, 38, 40	—	—	No connection.
REFOUT	17	14	Analog output	Internal reference output. Connect to REFIN when using internal reference.
REFIN	18	15	Analog input	Reference input
SCLK	7	8	Digital input	Serial clock input of serial peripheral interface (SPI™). Data can be transferred at rates up to 30 MHz. Schmitt-Trigger logic input.
SDO	9	10	Digital output	Serial data output. Data are valid on the rising edge of SCLK.
THERMAL PAD	—	—	Supply input	The thermal pad is internally connected to the AVSS supply. It is recommended that the pad be thermally connected to a copper plane for enhanced thermal performance. The pad can be electrically connected to the same potential as the AVSS pin (either negative supply voltage or GND) or left electrically unconnected provided a supply connection is made at the AVSS pin. The AVSS pin must always be connected to either the negative supply voltage or GND, independent of the thermal pad connection.
VOUT	32	21	Analog output	Voltage output pin. This is a buffered analog voltage output.
+VSENSE	33	22	Analog input	Sense pin for the positive voltage output load connection.
-VSENSE	34	23	Analog input	Sense pin for the negative voltage output load connection.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
AVDD to AVSS	–0.3	40	V
AVDD to GND	–0.3	40	V
AVSS to GND	–20	0.3	V
DVDD to GND	–0.3	6	V
VOUT to AVSS	AVSS	AVDD	V
VOUT to GND ⁽²⁾	AVSS	AVDD	V
IOUT to AVSS	AVSS	AVDD	V
IOUT to GND ⁽²⁾	AVSS	AVDD	V
REFIN to GND	–0.3	6	V
REFOUT to GND	–0.3	6	V
Current into REFOUT		10	mA
Digital input voltage to GND	–0.3	DVDD + 0.3	V
SDO to GND	–0.3	DVDD + 0.3	V
ALARM to GND	–0.3	6	V
Power dissipation	$(T_{Jmax} - T_A)/R_{\theta JA}$		W
Junction temperature, T_{Jmax}		150	°C
Operating temperature	–40	125	°C
Storage temperature, T_{stg}	–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) AVSS tied to GND.

7.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±1500	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
AVDD ($AVDD + AVSS \leq 36\text{ V}$)		10		36	V
AVSS ($AVDD + AVSS \leq 36\text{ V}$)		–18		0	V
DVDD, Internal regulator disabled		2.7		5.5	V
Reference input voltage		4.95		5.05	V
External reference current (REFIN = 5 V, outputs off or IOUT enabled)			30		μA
Loop compliance voltage (output = 24 mA) ⁽¹⁾				AVDD – 2	V
V_{IH} , Digital input high voltage		2			V
V_{IL} , Digital input low voltage	$3.6\text{ V} < AVDD < 5.5\text{ V}$			0.8	V
	$2.7\text{ V} < AVDD < 3.6\text{ V}$			0.6	
Specified performance temperature		–40		125	°C

- (1) Loop compliance voltage is defined as the voltage at the IOUT pin

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DACx760		UNIT
		RHA (VQFN)	PWP (HTSSOP)	
		40 PINS	24 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	32.9	32.3	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	17.2	14.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	7.5	12.2	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.2	0.3	°C/W
ψ _{JB}	Junction-to-board characterization parameter	7.5	12	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	1.4	0.63	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

At AVDD = 10 V to 36 V, AVSS = –18 V to 0 V, AVDD + |AVSS| ≤ 36 V, GND = 0 V, REFIN = 5-V external, and DVDD = 2.7 V to 5.5 V. For VOUT: R_L = 1 kΩ, C_L = 200 pF; for IOUT: R_L = 300 Ω. All specifications are from T_A = –40°C to 125°C, unless otherwise noted. Typical specifications are at 25°C.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
VOLTAGE OUTPUT						
Voltage output ranges (normal mode)	AVDD ≥ 10 V		0		5	V
	AVDD ≥ 10.5 V		0		10	
	AVSS ≤ −5.5 V, AVDD ≥ 10 V		−5		5	
	AVSS ≤ −10.5 V, AVDD ≥ 10.5 V		−10		10	
Voltage output range (overrange mode)	AVDD ≥ 10 V		0		5.5	V
	AVDD ≥ 11.5 V		0		11	
	AVSS ≤ −6 V, AVDD ≥ 10 V		−5.5		5.5	
	AVSS ≤ −11.5 V, AVDD ≥ 11.5 V		−11		11	
Resolution	DAC8760		16			Bits
	DAC7760		12			
ACCURACY ⁽¹⁾						
Total unadjusted error, TUE	T _A = −40°C to 125°C		−0.07%		0.07%	FSR
	T _A = −40°C to 85°C		−0.06%		0.06%	
	T _A = 25°C		−0.04%	±0.015%	0.04%	
Differential nonlinearity, DNL	Monotonic				±1	LSB
Relative accuracy, INL	T _A = −40°C to 125°C				±0.04%	FSR
	T _A = −40°C to 85°C				±0.022%	
Bipolar zero error	T _A = −40°C to 125°C		−7		7	mV
	T _A = −40°C to 85°C		−6		6	
	T _A = 25°C, ±5 V and ±5.5 V		−1.5	±0.5	1.5	
	T _A = 25°C, ±10 V and ±11 V		−3	±1	3	
Bipolar zero error temperature coefficient				±1		ppm FSR/°C
Zero-scale error ⁽²⁾	Unipolar range (0 V to 5 V, 0 V to 5.5 V, 0 V to 10 V, 0 V to 11 V)	T _A = −40°C to 125°C	−4		4	mV
		T _A = −40°C to 85°C	−2		2	
		T _A = 25°C	−0.6	±0.1	0.6	
	Bipolar range (±5 V, ±5.5 V, ±10 V, ±11 V)	T _A = −40°C to 125°C	−10		10	mV
		T _A = 25°C	−3.5	±1	3.5	
Zero-scale error temperature coefficient				±2		ppm FSR/°C
Offset error	T _A = −40°C to 125°C, unipolar range		−4		4	mV
	T _A = −40°C to 85°C, unipolar range		−2		2	
	T _A = 25°C, unipolar range		−0.6	±0.1	0.6	

(1) When powered with AVSS = 0 V, INL and offset error for the 0-V to 5-V and 0-V to 10-V ranges are calculated beginning from code 0x0100 for DAC8760 and from code 0x0010 for DAC7760.

(2) Assumes a footroom of 0.5 V.

DAC7760, DAC8760

ZHCSBX4C – JUNE 2013 – REVISED JANUARY 2018

www.ti.com.cn

Electrical Characteristics (continued)

At AVDD = 10 V to 36 V, AVSS = –18 V to 0 V, AVDD + |AVSS| ≤ 36 V, GND = 0 V, REFIN = 5-V external, and DVDD = 2.7 V to 5.5 V. For VOUT: $R_L = 1\text{ k}\Omega$, $C_L = 200\text{ pF}$; for IOUT: $R_L = 300\text{ }\Omega$. All specifications are from $T_A = -40^\circ\text{C}$ to 125°C , unless otherwise noted. Typical specifications are at 25°C .

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ACCURACY (continued)						
Offset error temperature coefficient		±1			ppm FSR/°C	
Gain error	T _A = –40°C to 125°C	–0.07%		0.07%	FSR	
	T _A = –40°C to 85°C	–0.06%		0.06%		
	T _A = 25°C	–0.04%	±0.01%	0.04%		
Gain error temperature coefficient		±3			ppm FSR/°C	
Full-scale error	T _A = –40°C to 125°C	–0.07%		0.07%	FSR	
	T _A = –40°C to 85°C	–0.06%		0.06%		
	T _A = 25°C	–0.04%	±0.01%	0.04%		
Full-scale error temperature coefficient		±1			ppm FSR/°C	
VOLTAGE OUTPUT (UNIPOLAR AND BIPOLAR MODES)						
Headroom	AVDD with respect to VOUT full scale	0.5			V	
Footroom	AVSS with respect to VOUT zero scale	–0.5			V	
Output voltage drift vs time	T _A = 125°C, 1000 hrs	±15			ppm FSR	
Short-circuit current		30			mA	
Load	For specified performance	1			kΩ	
Capacitive load stability ⁽³⁾	R _L = ∞	20			nF	
	R _L = 1 kΩ	5			nF	
	R _L = 1 kΩ, external compensation capacitor (4 nF) connected	1			μF	
DC output impedance	Code = 0x8000	0.3			Ω	
DC PSRR ⁽³⁾	No output load	3			10	μV/V
CURRENT OUTPUT						
Output current ranges		0		24	mA	
		0		20		
		4		20		
Resolution	DAC8760	16			Bits	
	DAC7760	12				
ACCURACY (0-mA to 20-mA and 0-mA to 24-mA Range) ⁽⁴⁾						
Total unadjusted error, TUE	T _A = –40°C to 125°C	–0.2%		0.2%	FSR	
	T _A = –40°C to 85°C	–0.16%		0.16%		
	T _A = 25°C	–0.08%	±0.02%	0.08%		
Differential nonlinearity, DNL	Monotonic	±1			LSB	
Relative accuracy, INL ⁽⁵⁾	T _A = –40°C to 125°C	±0.08%			FSR	
	T _A = –40°C to 85°C	±0.024%				
Offset error	T _A = –40°C to 125°C	–0.17%		0.17%	FSR	
	T _A = –40°C to 85°C	–0.1%		0.1%		
	T _A = 25°C	–0.07%	±0.01%	0.07%		
Offset error temperature coefficient		±5			ppm FSR/°C	
Full-scale error	T _A = –40°C to 125°C	–0.2%		0.2%	FSR	
	T _A = –40°C to 85°C	–0.16%		0.16%		
	T _A = 25°C	–0.08%	±0.015%	0.08%		
Full-scale error temperature coefficient	Internal R _{SET}	±5			ppm FSR/°C	
	External R _{SET}	±10				

(3) Specified by design and characterization; not production tested.

(4) DAC8760 and DAC7760 current output range is set by writing to RANGE bits in control register at address 0x55.

(5) For 0-mA to 20-mA and 0-mA to 24-mA ranges, INL is calculated beginning from code 0x0100 for DAC8760 and from code 0x0010 for DAC7760.

Electrical Characteristics (continued)

At AVDD = 10 V to 36 V, AVSS = –18 V to 0 V, AVDD + |AVSS| ≤ 36 V, GND = 0 V, REFIN = 5-V external, and DVDD = 2.7 V to 5.5 V. For VOUT: $R_L = 1\text{ k}\Omega$, $C_L = 200\text{ pF}$; for IOUT: $R_L = 300\text{ }\Omega$. All specifications are from $T_A = -40^\circ\text{C}$ to 125°C , unless otherwise noted. Typical specifications are at 25°C .

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
ACCURACY (0-mA to 20-mA and 0-mA to 24-mA Range) (continued)						
Gain error	Internal R _{SET}	T _A = –40°C to 125°C	–0.2%		0.2%	FSR
		T _A = –40°C to 85°C	–0.15%		0.15%	
		T _A = 25°C	–0.08%	±0.01%	0.08%	
	External R _{SET}	T _A = –40°C to 125°C	–0.17%		0.17%	
		T _A = –40°C to 85°C	–0.12%		0.12%	
		T _A = 25°C	–0.05%	±0.01%	0.05%	
Gain error temperature coefficient	Internal R _{SET}		±3			ppm FSR/°C
	External R _{SET}		±8			
Output current drift vs time	T _A = 125°C, 1000 hrs	Internal R _{SET}	±50			ppm FSR
		External R _{SET}	±25			
ACCURACY (4-mA TO 20-mA RANGE) ⁽⁴⁾						
Total unadjusted error, TUE	Internal R _{SET}	T _A = –40°C to 125°C	–0.25%		0.25%	FSR
		T _A = 25°C	–0.08%	±0.02%	0.08%	
	External R _{SET}	T _A = –40°C to 125°C	–0.29%		0.29%	
		T _A = –40°C to 85°C	–0.25%		0.25%	
		T _A = 25°C	–0.1%	±0.02%	0.1%	
Differential nonlinearity, DNL	Monotonic		±1			LSB
Relative accuracy, INL ⁽⁵⁾	T _A = –40°C to 125°C		±0.08%			FSR
	T _A = –40°C to 85°C		±0.024%			
Offset error	Internal R _{SET}	T _A = –40°C to 125°C	–0.22%		0.22%	FSR
		T _A = –40°C to 85°C	–0.2%		0.2%	
	External R _{SET}	T _A = –40°C to 125°C	–0.2%		0.2%	
		T _A = –40°C to 85°C	–0.18%		0.18%	
	Internal and External R _{SET} , T _A = 25°C		–0.07%	±0.01%	0.07%	
Offset error temperature coefficient			±3			ppm FSR/°C
Full-scale error	Internal R _{SET}	T _A = –40°C to 125°C	–0.25%		0.25%	FSR
		T _A = 25°C	–0.08%	±0.015%	0.08%	
	External R _{SET}	T _A = –40°C to 125°C	–0.29%		0.29%	
		T _A = –40°C to 85°C	–0.25%		0.25%	
		T _A = 25°C	–0.1%	±0.015%	0.1%	
Full-scale error temperature coefficient	Internal R _{SET}		±5			ppm FSR/°C
	External R _{SET}		±10			
Gain error	Internal R _{SET}	T _A = –40°C to 125°C	–0.2%		0.2%	FSR
		T _A = –40°C to 85°C	–0.15%		0.15%	
		T _A = 25°C	–0.08%	±0.01%	0.08%	
	External R _{SET}	T _A = –40°C to 125°C	–0.16%		0.16%	
		T _A = –40°C to 85°C	–0.12%		0.12%	
		T _A = 25°C	–0.05%	±0.01%	0.055%	
Gain error temperature coefficient	Internal R _{SET}		±3			ppm FSR/°C
	External R _{SET}		±8			
Output current drift vs time	T _A = 125°C, 1000 hrs	Internal R _{SET}	±50			ppm FSR
		External R _{SET}	±75			
CURRENT OUTPUT ⁽³⁾						
Inductive load			50			mH
DC PSRR			1			μA/V
Output impedance	Code = 0x8000		50			MΩ

DAC7760, DAC8760

ZHCSBX4C – JUNE 2013 – REVISED JANUARY 2018

www.ti.com.cn
Electrical Characteristics (continued)

At AVDD = 10 V to 36 V, AVSS = –18 V to 0 V, AVDD + |AVSS| ≤ 36 V, GND = 0 V, REFIN = 5-V external, and DVDD = 2.7 V to 5.5 V. For VOUT: R_L = 1 kΩ, C_L = 200 pF; for IOUT: R_L = 300 Ω. All specifications are from T_A = –40°C to 125°C, unless otherwise noted. Typical specifications are at 25°C.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EXTERNAL REFERENCE INPUT					
Reference input capacitance			10		pF
INTERNAL REFERENCE OUTPUT					
Reference output	T _A = 25°C	4.995		5.005	V
Reference temperature coefficient ⁽³⁾	T _A = –40°C to 85°C			±10	ppm/°C
Output noise (0.1 Hz to 10 Hz)	T _A = 25°C		14		μV _{PP}
Noise spectral density	T _A = 25°C, 10 kHz		185		nV/√Hz
Capacitive load			600		nF
Load current			±5		mA
Short-circuit current (REFOUT shorted to GND)			25		mA
Load regulation	AVDD = 24 V, AVSS = 0 V, T _A = 25°C, sourcing		55		μV/mA
	AVDD = 24 V, AVSS = 0 V, T _A = 25°C, sinking		120		
Line regulation			±1.2		μV/V
DVDD INTERNAL REGULATOR					
Output voltage	AVDD = 24 V		4.6		V
Output load current ⁽³⁾				10	mA
Load regulation			3.5		mV/mA
Line regulation			1		mV/V
Short-circuit current	AVDD = 24 V, to GND		35		mA
Capacitive load stability ⁽³⁾				2.5	μF
DIGITAL INPUTS					
Hysteresis voltage			0.4		V
Input current	DVDD-EN, V _{IN} ≤ 5 V	–2.7			μA
	All pins other than DVDD-EN			±1	μA
Pin capacitance	Per pin		10		pF
DIGITAL OUTPUTS					
SDO	V _{OL} , output low voltage, sinking 200 μA			0.4	V
	V _{OH} , output high voltage, sourcing 200 μA	DVDD – 0.5			V
	High-impedance leakage			±1	μA
ALARM	V _{OL} , output low voltage, 10-kΩ pullup resistor to DVDD			0.4	V
	V _{OL} , output low voltage, 2.5 mA			0.6	V
	High-impedance leakage			±1	μA
High-impedance output capacitance			10		pF

Electrical Characteristics (continued)

At AVDD = 10 V to 36 V, AVSS = –18 V to 0 V, AVDD + |AVSS| ≤ 36 V, GND = 0 V, REFIN = 5-V external, and DVDD = 2.7 V to 5.5 V. For VOUT: R_L = 1 kΩ, C_L = 200 pF; for IOUT: R_L = 300 Ω. All specifications are from T_A = –40°C to 125°C, unless otherwise noted. Typical specifications are at 25°C.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER REQUIREMENTS					
AIDD	Outputs disabled, external DVDD			3	mA
	Outputs disabled, internal DVDD			4	
	Code = 0x8000, VOUT enabled, unloaded			4.6	
	Code = 0x0000, IOUT enabled			3	
	Code = 0x0000, both outputs enabled, VOUT unloaded			4.6	
AISS	Outputs disabled			0.6	mA
	Outputs disabled, Internal DVDD			0.6	
	Code = 0x8000, VOUT enabled, unloaded			2.6	
	Code = 0x0000, IOUT enabled			0.6	
	Code = 0x0000, both outputs enabled, VOUT unloaded			2.6	
DIDD	V _{IH} = DVDD, V _{IL} = GND, interface idle			1	mA
Power dissipation	AVDD = 36 V, AVSS = GND, VOUT enabled, unloaded, DVDD = 5 V		140	170	mW
	AVDD = 18 V, AVSS = −18 V, VOUT enabled, unloaded, DVDD = 5 V			135	
TEMPERATURE					
Thermal alarm			142		°C
Thermal alarm hysteresis			18		°C

7.6 Electrical Characteristics: AC

At AVDD = 10 V to 36 V, AVSS = –18 V to 0 V, AVDD + |AVSS| ≤ 36 V, GND = 0 V, REFIN = 5-V external; and DVDD = 4.5 V to 5.5 V. For VOUT: R_L = 2 kΩ, C_L = 200 pF; for IOUT: R_L = 300 Ω. All specifications –40°C to 125°C, unless otherwise noted. Typical specifications are at 25°C.

PARAMETER ⁽¹⁾	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DYNAMIC PERFORMANCE					
CURRENT OUTPUT					
Output current settling time	16-mA step, to 0.1% FSR, no L (inductance)		10		μs
	16-mA step, to 0.1% FSR, L < 1 mH		25		
AC PSRR	200-mV, 50-Hz or 60-Hz sine wave superimposed on power-supply voltage		–75		dB
VOLTAGE OUTPUT					
Output voltage settling time	0 V to 10 V, to ±0.03% FSR		22		μs
	0 V to 5 V, to ±0.03% FSR		13		
Slew rate			0.5		V/μs
Power-on glitch energy			2.5		μV-s
Digital-to-analog glitch energy			0.4		μV-s
Glitch impulse peak amplitude			200		mV
Digital feedthrough			2		nV-s
Output noise (0.1-Hz to 10-Hz bandwidth)			0.1		LSB _{PP}
1 / f corner frequency			100		Hz
Output noise spectral density	Measured at 10 kHz		180		nV/√Hz
AC PSRR	200-mV, 50-Hz, or 60-Hz sine wave superimposed on power-supply voltage		–75		dB

(1) Specified by characterization, not production tested.

7.7 Timing Requirements: Write Mode

At $T_A = -40^{\circ}\text{C}$ to 125°C and $DV_{DD} = 2.7\text{ V}$ to 5.5 V , unless otherwise noted. See [Figure 1](#) for timing diagram.

PARAMETER ⁽¹⁾		MIN	MAX	UNIT
t_1	SCLK cycle time	33		ns
t_2	SCLK low time	13		ns
t_3	SCLK high time	13		ns
t_4	LATCH delay time	13		ns
t_5	LATCH high time ⁽²⁾	40		ns
t_6	Data setup time	5		ns
t_7	Data hold time	7		ns
t_8	LATCH low time	40		ns
t_9	CLR pulse width	20		ns
t_{10}	CLR activation time		5	μs

(1) Specified by design, not production tested.

(2) Based on digital interface circuitry only.

When writing to DAC control and config registers, consider the analog output specifications in [Electrical Characteristics: AC](#).

7.8 Timing Requirements: Readback Mode

At $T_A = -40^{\circ}\text{C}$ to 125°C and $DV_{DD} = 2.7\text{ V}$ to 5.5 V , unless otherwise noted. See [Figure 2](#) for timing diagram.

PARAMETER ⁽¹⁾		MIN	MAX	UNIT
t_{11}	SCLK cycle time	60		ns
t_{12}	SCLK low time	25		ns
t_{13}	SCLK high time	25		ns
t_{14}	LATCH delay time	13		ns
t_{15}	LATCH high time	40		ns
t_{16}	Data setup time	5		ns
t_{17}	Data hold time	7		ns
t_{18}	LATCH low time	40		ns
t_{19}	Serial output delay time ($C_{L, SDO} = 15\text{ pF}$)		35	ns
t_{20}	LATCH rising edge to SDO 3-state ($C_{L, SDO} = 15\text{ pF}$)		35	ns

(1) Specified by design, not production tested.

7.9 Timing Requirements: Daisy-Chain Mode

At $T_A = -40^{\circ}\text{C}$ to 125°C and $DV_{DD} = 2.7\text{ V}$ to 5.5 V , unless otherwise noted. See [Figure 3](#) for timing diagram.

PARAMETER ⁽¹⁾		MIN	MAX	UNIT
t_{21}	SCLK cycle time	60		ns
t_{22}	SCLK low time	25		ns
t_{23}	SCLK high time	25		ns
t_{24}	LATCH delay time	13		ns
t_{25}	LATCH high time	40		ns
t_{26}	Data setup time	5		ns
t_{27}	Data hold time	7		ns
t_{28}	LATCH low time	40		ns
t_{29}	Serial output delay time ($C_{L, SDO} = 15\text{ pF}$)		35	ns

(1) Specified by design, not production tested.




Figure 1. Write Mode Timing




Figure 2. Readback Mode Timing




Figure 3. Daisy-Chain Mode Timing

7.10 Typical Characteristics

At $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 4. REFOUT vs Temperature




Figure 5. Internal Reference Temperature Drift Histogram




Figure 6. REFOUT vs Load Current




Figure 7. REFOUT vs AVDD




Figure 8. REFOUT Noise PSD vs Frequency




Figure 9. Internal Reference, Peak-to-Peak Noise (0.1 Hz to 10 Hz)

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 10. REFOUT Transient vs Time




Figure 11. AIDD or AISS vs AVDD or AVSS




Figure 12. AIDD vs AVDD




Figure 13. DIDD vs External DVDD




Figure 14. Internal DVDD vs Load Current




Figure 15. Internal DVDD PSRR vs Frequency

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 16. VOUT TUE vs Code (Unipolar Outputs)




Figure 17. VOUT TUE vs Code




Figure 18. VOUT TUE vs Temperature




Figure 19. VOUT TUE vs Supply




Figure 20. VOUT INL vs Code (Unipolar Outputs)




Figure 21. VOUT INL vs Code

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 22. VOUT INL vs Temperature




Figure 23. VOUT INL vs Supply




Figure 24. VOUT DNL vs Code (Unipolar Outputs)




Figure 25. VOUT DNL vs Code




Figure 26. VOUT DNL vs Temperature




Figure 27. VOUT DNL vs Supply

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 28. VOUT Full-Scale Error vs Temperature




Figure 29. Offset Error vs Temperature




Figure 30. Bipolar Zero Error vs Temperature




Figure 31. Gain Error vs Temperature




Figure 32. Zero-Scale Error vs Temperature




Figure 33. VOUT (Full-Scale) vs Load Current (Source or Sink)

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 34. VOUT (Zero-Scale) vs Load Current (Source or Sink)




Figure 35. BP10V Rising




Figure 36. BP10V Falling




Figure 37. VOUT Settling Time vs Load (No Compensation Capacitor)




Figure 38. VOUT Settling Time vs LOAD (100 pF Between VOUT and CMP Pins)




Figure 39. VOUT Settling Time vs LOAD (470 pF Between VOUT and CMP Pins)

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 40. VOUT Power-On Glitch




Figure 41. VOUT Digital-to-Analog Glitch




Figure 42. VOUT Noise PSD vs Frequency




Figure 43. VOUT, Peak-to-Peak Noise (0.1 Hz to 10 Hz)




Figure 44. VOUT Hi-Z Leakage Current vs Voltage




Figure 45. VOUT Short-Circuit Current vs Temperature

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 46. AVDD PSRR for VOUT




Figure 47. IOUT TUE vs Code (0 mA to 24 mA)




Figure 48. IOUT TUE vs Code (0 mA to 20 mA)




Figure 49. IOUT TUE vs Code (4 mA to 20 mA)




Figure 50. IOUT TUE vs Temperature (Internal R_{SET})




Figure 51. IOUT TUE vs Temperature (External R_{SET})

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 52. IOUT TUE vs Supply (Internal R_{SET})




Figure 53. IOUT TUE vs Supply (External R_{SET})




Figure 54. IOUT INL vs Code (0 mA to 24 mA)




Figure 55. IOUT INL vs Code (0 mA to 20 mA)




Figure 56. IOUT INL vs Code (4 mA to 20 mA)




Figure 57. IOUT INL vs Temperature (Internal R_{SET})

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 58. IOUT INL vs Temperature (External R_{SET})




Figure 59. IOUT INL vs Supply (Internal R_{SET})




Figure 60. IOUT INL vs Supply (External R_{SET})




Figure 61. IOUT DNL vs CODE (0 mA to 24 mA)




Figure 62. IOUT DNL vs Code (0 mA to 20 mA)




Figure 63. IOUT DNL vs Code (4 mA to 20 mA)

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 64. IOUT DNL vs Temperature (Internal R_{SET})




Figure 65. IOUT DNL vs Temperature (External R_{SET})




Figure 66. IOUT DNL vs Supply (Internal R_{SET})




Figure 67. IOUT DNL vs Supply (External R_{SET})




Figure 68. IOUT Full-Scale Error vs Temperature




Figure 69. IOUT Offset Error vs Temperature

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 70. IOUT Gain Error vs Temperature




Figure 71. Compliance Headroom Voltage⁽¹⁾ vs Temperature




Figure 72. IOUT vs Compliance Headroom Voltage⁽¹⁾




Figure 73. 4-mA to 20-mA Rising




Figure 74. 4-mA to 20-mA Falling




Figure 75. IOUT Power-On Glitch

(1) Compliance voltage headroom is defined as the drop from AVDD pin to the IOUT pin.

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, unless otherwise noted.




Figure 76. IOUT Output Enable Glitch




Figure 77. IOUT Digital-to-Analog Glitch




Figure 78. IOUT Noise PSD vs Frequency




Figure 79. IOUT Peak-to-Peak Noise vs Time (0.1 Hz to 10 Hz)




Figure 80. IOUT Hi-Z Leakage Current vs Voltage




Figure 81. IOUT PSRR vs Frequency


8 Detailed Description

8.1 Overview

The DAC8760 and DAC7760 are low-cost, precision, fully-integrated, 16-bit and 12-bit digital-to-analog converters (DACs) designed to meet the requirements of industrial process control applications. These devices can be programmed as a current output with a range of 4 mA to 20 mA, 0 mA to 20 mA, or 0 mA to 24 mA; or as a voltage output with a range of 0 V to 5 V, 0 V to 10 V, ± 5 V, or ± 10 V, with a 10% overrange (0 V to 5.5 V, 0 V to 11 V, ± 5.5 V, or ± 11 V). Both current and voltage outputs can be simultaneously enabled while being controlled by a single data register.

These devices include a power-on-reset function to ensure powering up in a known state (both IOUT and VOUT are disabled and in a high-impedance state). The CLR and CLR-SEL pins set the voltage outputs to zero-scale or mid-scale, and the current output to the low-end of the range, if the output is enabled. Zero code error and gain error calibration registers can be programmed to digitally calibrate the device in the end system. The output slew rate is also programmable. These devices can AC couple an external HART signal on the current output and can operate with either a single 10-V to 36-V supply, or dual supplies up to ± 18 V.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 DAC Architecture

The DAC8760 and DAC7760 (DACx760) consist of a resistor-string digital-to-analog converter (DAC) followed by a buffer amplifier. The output of the buffer drives the current output and the voltage output. The resistor-string section is simply a string of resistors, each of value R , from REF to GND, as Figure 82 illustrates. This type of architecture makes sure the DAC is monotonic. The 16-bit binary digital code (DAC8760) loaded to the DAC register determines at which node on the string the voltage is tapped off before it is fed into the output amplifier.

Feature Description (continued)




Figure 82. DAC Structure: Resistor String

The current-output stage converts the voltage output from the string to current. The voltage output provides a buffered output of the programmed range to the external load. When the current output or the voltage output is disabled, it is in a high impedance (Hi-Z) state. After power-on, both output stages are disabled. See [Controlling the VOUT and IOUT Pins](#) for different options to configure the current and voltage output pins.

8.3.2 Voltage Output Stage

The voltage output stage as conceptualized in [Figure 83](#) provides the voltage output according to the DAC code and the output range setting. The output range can be programmed as 0 V to 5 V or 0 V to 10 V for unipolar output mode, and ± 5 V or ± 10 V for bipolar output mode. In addition, an option is available to increase the output voltage range by 10%. The output current drive can be up to 10 mA. The output stage has short-circuit current protection that limits the output current to 30 mA. To maintain proper performance, a minimum 0.5-V power-supply headroom is required. The voltage output is able to drive a capacitive load up to 1 μ F. For loads greater than 20 nF, an external compensation capacitor can be connected between CMP and VOUT to keep the output voltage stable at the expense of reduced bandwidth and increased settling time.




Figure 83. Voltage Output

The +VSENSE pin is provided to enable sensing of the load by connecting to points electrically closer to the load. This configuration allows the internal output amplifier to make sure that the correct voltage is applied across the load, as long as headroom is available on the power supply. Ideally, this pin is used to correct for resistive drops on the system board and is connected to VOUT at the terminals. In some cases, both VOUT and +VSENSE are brought out as terminals and, through separate lines, connected remotely together at the load. In such cases, if the +VSENSE line is cut, the amplifier loop is broken; use an optional 5-k Ω resistor between

Feature Description (continued)

VOUT and +VSENSE to prevent this from occurring. The –VSENSE pin, on the other hand, is provided as a GND sense reference output from the internal VOUT amplifier. The output swing of the VOUT amplifier is relative to the voltage seen at this pin. The actual voltage difference between the –VSENSE pin and the device GND pins is not expected to be more than a few 100 μV. The internal resistor in [Figure 83](#) between the device internal GND and the –VSENSE pin is typically 2 kΩ.

After power on, the power-on-reset circuit makes sure that all registers are at their default values. Therefore, the voltage output buffer is in a Hi-Z state; however, the +VSENSE pin connects to the amplifier inputs through an internal 60-kΩ feedback resistor (R_{FB} in [Figure 83](#)). If the VOUT and +VSENSE pins are connected together, the VOUT pin is also connected to the same node through the feedback resistor. This node is protected by internal circuitry and settles to a value between GND and the reference input.

The output voltage (VOUT) can be expressed as [Equation 1](#) and [Equation 2](#).

For unipolar output mode:

$$VOUT = VREF \cdot GAIN \cdot \frac{CODE}{2^N} \quad (1)$$

For bipolar output mode:

$$VOUT = VREF \cdot GAIN \cdot \frac{CODE}{2^N} - GAIN \cdot \frac{VREF}{2}$$

where

- *CODE* is the decimal equivalent of the code loaded to the DAC
- *N* is the bits of resolution; 16 for DAC8760 and 12 for DAC7760
- *VREF* is the reference voltage; for internal reference, VREF = 5 V
- *GAIN* is automatically selected for a desired voltage output range as shown in [Table 1](#) (2)

Table 1. Voltage Output Range vs Gain Setting⁽¹⁾


VOLTAGE OUTPUT	GAIN
0 V to 5 V	1
0 V to 10 V	2
±5 V	2
±10 V	4

(1) VREF = 5 V

The voltage range is set according to the value of the RANGE bits and the OVR bit in the [Control Register](#). The OVR bit makes the gain value in [Table 1](#) increase by 10%, thereby increasing the voltage output range, as shown in [Table 10](#) (see [Setting Voltage and Current Output Ranges](#) for more details).

8.3.3 Current Output Stage

The current output stage consists of a preconditioner and a current source as conceptualized in [Figure 84](#). This stage provides a current output according to the DAC code. The output range can be programmed as 0 mA to 20 mA, 0 mA to 24 mA, or 4 mA to 20 mA. An external boost transistor can be used to reduce the power dissipation of the device. The maximum compliance voltage on pin IOUT equals (AVDD – 2 V). In single power-supply mode, the maximum AVDD is 36 V, and the maximum compliance voltage is 34 V. After power on, the IOUT pin is in a Hi-Z state.


Figure 84. Current Output

Resistor R_{SET} (used to convert the DAC voltage to current) determines the stability of the output current over temperature. If desired, an external, low-drift, precision 15-k Ω resistor can be connected to the ISET-R pin and used instead of the internal R_{SET} resistor.

For a 5-V reference, the output can be expressed as shown in [Equation 3](#) through [Equation 5](#).

For a 0-mA to 20-mA output range:

$$I_{OUT} = 20\text{mA} \cdot \frac{CODE}{2^N} \quad (3)$$

For a 0-mA to 24-mA output range:

$$I_{OUT} = 24\text{mA} \cdot \frac{CODE}{2^N} \quad (4)$$

For a 4-mA to 20-mA output range:

$$I_{OUT} = 16\text{mA} \cdot \frac{CODE}{2^N} + 4\text{mA}$$

where

- $CODE$ is the decimal equivalent of the code loaded to the DAC.
 - N is the bits of resolution; 16 for DAC8760 and 12 for DAC7760.
- (5)

The current-output range is normally set according to the value of the RANGE bits in the [Control Register](#). When both the voltage and current outputs are enabled in dual-output mode, the range is set by the IOUT RANGE bits in the [Configuration Register](#). See [Setting Voltage and Current Output Ranges](#) for more details. For more details on controlling the current output when both the VOUT and IOUT pins are simultaneously enabled, see [Controlling the VOUT and IOUT Pins](#).

8.3.4 Internal Reference

The DACx760 includes an integrated 5-V reference with a buffered output (REFOUT) capable of driving up to 5 mA (source or sink) with an initial accuracy of ± 5 mV (maximum) and a temperature drift coefficient of 10 ppm/ $^{\circ}\text{C}$ (maximum).

8.3.5 Digital Power Supply

An internally generated 4.6-V supply capable of driving up to 10 mA can be output on DVDD by leaving the DVD-EN pin unconnected. This supply eases the system power supply design especially when an isolation barrier is required to cross and generate the digital supply. It can be used to drive isolation components used for the digital data lines and other miscellaneous components like references and temp sensors. See [Figure 96](#) for an example application. If an external supply is preferred, the DVDD pin (which can be driven up to 5.5 V in this case) can be made into an input by tying DVDD-EN to GND (see [Electrical Characteristics](#) for detailed specifications).

8.3.6 DAC Clear

The DAC has an asynchronous clear function through the CLR pin, which is active-high and allows the voltage output to be cleared to either zero-scale code or midscale code. This action is user-selectable through the CLR-SEL pin or the CLRSEL bit of [Table 19](#), as [Table 2](#) describes. The CLR-SEL pin and CLRSEL register are ORed together. The current output clears to the bottom of its preprogrammed range. When the CLR signal returns to low, the output remains at the cleared value. The pre-clear value can be restored by pulsing the LATCH signal without clocking any data. A new value cannot be programmed until the CLR pin returns to low. Note that in dual-output mode, the value that the DAC data register is cleared to follows the settings for the voltage output mode.

Table 2. CLR-SEL Options

CLR-SEL	OUTPUT VALUE	
	UNIPOLAR OUTPUT RANGE	BIPOLAR OUTPUT RANGE
0	0 V	0 V
1	Midscale	Negative full-scale

In addition to defining the output value for a clear operation, the CLRSEL bit and the CLR-SEL pin also define the default output value. During the selection of a new voltage range, the output value corresponds to the definitions given in [Table 9](#). To avoid glitches on the output, disable the output by writing a 0 to the OUTEN bit of the [Table 19](#) before changing the voltage range. When the OUTEN bit is set to 1, the output goes to the default value as defined by the CLRSEL bit and the CLR-SEL pin.

8.3.7 Power-Supply Sequence

The DACx760 has internal power on reset (POR) circuitry for both the digital DVDD and analog AVDD supplies. This circuitry makes sure that the internal logic and power-on state of the DAC power up to the proper state independent of the supply sequence. The recommended power-supply sequence is to first have the analog AVDD supply come up, followed by the digital supply DVDD. DVDD can also come up first as long as AVDD ramps to at least 5 V within 50 μ s. If neither of these conditions can be satisfied, TI recommends that a software reset command be issued via the SPI bus after both AVDD and DVDD are stable.

8.3.8 Power-On Reset

The DACx760 incorporates two internal POR circuits for the DVDD and AVDD supplies. The DVDD and AVDD POR signals are ANDed together so that both supplies must be at their minimal specified values for the device to *not* be in a reset condition. These POR circuits initialize internal logic and registers as well as set the analog outputs to a known state while the device supplies are ramping. All registers are reset to their default values with the default value of the data register being determined by the CLR-SEL pin. The behavior of IOUT and VOUT is described in their respective sections. Typically the POR function can be ignored as long as the device supplies power up and maintain the specified minimum voltage levels. However, in the case of supply drop or brownout, the DACx760 can have an internal POR reset event or lose digital memory integrity. [Figure 85](#) represents the threshold levels for the internal POR for both the DVDD and AVDD supplies.




Figure 85. Relevant Voltage Levels for POR Circuit

For the DVDD supply, no internal POR occurs for nominal supply operation from 2.7 V (supply minimum) to 5.5 V (supply maximum). For the DVDD supply region between 2.4 V (undefined operation threshold) and 0.8 V (POR threshold), the internal POR circuit may or may not provide a reset over all temperature conditions. For the DVDD supply below 0.8 V (POR threshold), the internal POR resets as long as the supply voltage is below 0.8 V for approximately 1 ms.

For the AVDD supply, no internal POR occurs for nominal supply operation from 10 V (supply minimum) to 36 V (supply maximum). For AVDD supply voltages between 8 V (undefined operation threshold) to 1 V (POR threshold), the internal POR circuit may or may not provide a reset over all temperature conditions. For the AVDD supply below 1 V (POR threshold), the internal POR resets as long as the supply voltage is below 1 V for approximately 1 ms. In case the DVDD or AVDD supply drops to a level where the internal POR signal is indeterminate, either power cycle the device or toggle the LATCH pin followed by a software reset. Both options initialize the internal circuitry to a known state and provide proper operation.

8.3.9 Alarm Detection

The device also provides an alarm detection feature. When one or more of following events occur, the $\overline{\text{ALARM}}$ pin goes low:

- The current output load is in open circuit; or
- The voltage at IOUT reaches a level where the accuracy of the output current is compromised. This condition is detected by monitoring internal voltage levels of the IOUT circuitry and is typically below the specified compliance voltage headroom (defined as the voltage drop between the AVDD and IOUT pins) minimum of 2 V; or
- The die temperature has exceeded 142°C; or
- The SPI watchdog timer exceeded the timeout period (if enabled); or
- The SPI frame error CRC check encountered an error (if enabled).

When the $\overline{\text{ALARM}}$ pins of multiple DACx760 devices are connected together to form a wired-AND function, the host processor must read the status register of each device to know all the fault conditions that are present. Note that the thermal alarm has hysteresis of about 18°C. After being set, the alarm only resets when the die temperature drops below 124°C.

8.3.10 Watchdog Timer

This feature is useful to make sure that communication between the host processor and the DACx760 has not been lost. It can be enabled by setting the WDEN bit of the [Configuration Register](#) to 1. The watchdog timeout period can be set using the WDPD bits of the configuration register; see [Table 3](#). The timer period is based off an internal oscillator with a typical value of 8 MHz.

Table 3. Watchdog Timeout Period

WDPD BITS	WATCHDOG TIMEOUT PERIOD (Typical, ms)
00	10 ms
01	51 ms
10	102 ms
11	204 ms

If enabled, the chip must have an SPI frame with 0x95 as the write address byte written to the device within the programmed timeout period. Otherwise, the ALARM pin asserts low and the WD-FLT bit of the status register is set to 1. Note that the ALARM pin can be asserted low for any of the different conditions as explained in the [Alarm Detection](#) section. The WD-FLT bit is reset to 0 with a software reset, or by disabling the watchdog timer, or by powering down the device.

When using multiple DACx760 devices in a daisy-chain configuration, the open-drain ALARM pins of all devices can be connected together in a wired-AND function. The watchdog timer can be enabled in any number of the devices in the chain although enabling it in one device is sufficient. The wired-AND ALARM pin may get pulled low because of the simultaneous presence of different trigger conditions in the daisy-chained devices. The host processor must read the status register of each device to know all the fault conditions present in the chain.

8.3.10.1 The DACx760 Shares the SPI Bus With Other Devices (Non-DACx760)

This section is only applicable for applications where the DACx760 is digitally interfaced via an SPI bus that has other devices on the bus that are not DACx760 devices.

As explained in the [Serial Peripheral Interface \(SPI\)](#) section of this document, the DACx760 digital interface constantly clocks in data regardless of the status of the LATCH pin, and data are unconditionally latched on the rising edge of the LATCH pin. A rising edge on the LATCH pin is the only way the device takes action on clocked data.

The watchdog timer can also be enabled without a rising edge on the LATCH pin if a specific pattern, see [Table 4](#), is present on DIN and SCLK. When this pattern enables the watchdog timer, this enabled status is not reflected in the configuration register. During this condition, the watchdog timer cannot be enabled or disabled through writes to the configuration register. Additionally, the alarm condition can only be cleared through a power-on reset event triggered either by a reset command or cycling power to the device. The ALARM pin also indicates that the watchdog timer has triggered.

Table 4. Enable Watchdog Timer Digital Interface Pattern

BIT FORMAT	BIT SETTING							
	DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16
Binary	0	0	1	0	1	0	1	1
Hex	0x2				0xB			
	DB25	DB14	DB13	DB12	DB11	DB10	DB9	DB8
Binary	1	X	X	X	X	X	X	X
Hex	D15 = 1				X			
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Binary	X	X	X	X	X	1	X	X
Hex	X				DB2 = 1			

If the watchdog timer feature is enabled as described in the [Watchdog Timer](#) section along with full compliance of the watchdog timer, then the pattern provided in [Table 4](#) on DIN and SCLK does not have any effect.

8.3.11 Frame Error Checking

If the DACx760 is used in a noisy environment, error checking can be used to check the integrity of SPI data communication between the device and the host processor. This feature can be enabled by setting the CRCEN bit of the [Configuration Register](#) to 1. The frame error checking scheme is based on the CRC-8-ATM (HEC) polynomial $x^8 + x^2 + x + 1$ (that is, 100000111). When error checking is enabled, the SPI frame width is 32 bits, as shown in [Table 5](#). Start with the default 24-bit frame and enable frame error checking through the CRCEN bit and switch to the 32-bit frame. The normal 24-bit SPI data are appended with an 8-bit CRC polynomial by the host processor before feeding it to the device. For a register readback, the CRC polynomial is output on the SDO pins by the device as part of the 32-bit frame.

Table 5. SPI Frame With Frame Error Checking Enabled

BIT 31:BIT 8	BIT 7:BIT 0
Normal SPI frame data	8-bit CRC polynomial

When in CRC mode the DACx760 calculates CRC words every 32-clocks, unconditional of when the LATCH pin toggles. The DACx760 decodes the 32-bit input frame data to compute the CRC remainder. If no error exists in the frame, the CRC remainder is zero. When the remainder is non-zero (that is, the input frame has single- or multiple-bit errors), the ALARM pin asserts low and the CRC-FLT bit of the status register is also set to 1. Note that the ALARM pin can be asserted low for any of the different conditions as explained in [Alarm Detection](#). The CRC-FLT bit is reset to 0 with a software reset, or by disabling the frame error checking, or by powering down the device. In the case of a CRC error, the specific SPI frame is blocked from writing to the device.

Frame error checking can be enabled for any number of DACx760 devices connected in a daisy-chain configuration. However, TI recommends enabling error checking for none or all devices in the chain. When connecting the ALARM pins of all combined devices, forming a wired-AND function, the host processor must read the status register of each device to know all the fault conditions present in the chain. For proper operation, the host processor must provide the correct number of SCLK cycles in each frame, taking care to identify whether or not error checking is enabled in each device in the daisy-chain.

If the CRC mode is enabled on the first frame issued to the device after power-up, TI suggests that a no operation, or NOOP, command is issued to the device in order to reset the SPI clock and SPI frame alignment in the event that any transients on the SCLK line are interpreted as SCLK periods. A NOOP command can be issued to the device by simply toggling the LATCH pin without any SCLK periods.

8.3.11.1 The DACx760 Shares the SPI Bus With Other Devices (Non-DACx760)

This section is only applicable for applications where the DACx760 is digitally interfaced via an SPI bus that has other devices on the bus that are not DACx760 devices, and there are multiple DACx760s in a daisy-chain configuration.

As explained in the [SPI Shift Register](#) section of this document, the DACx760 digital interface constantly clocks in data regardless of the status of the LATCH pin, and data are unconditionally latched on the rising edge of the LATCH pin. A rising edge on the LATCH pin is the only way the device takes action on clocked data.

The frame error checking (CRC) mode can also be enabled without a rising edge on the LATCH pin if a specific pattern, shown in [Table 6](#), is present on DIN and SCLK. When this pattern enables CRC mode, this enabled status is not reflected in the configuration register. During this condition, the CRC mode cannot be enabled or disabled through writes to the configuration register. Additionally, the alarm pin and status registers does not indicate CRC alarm conditions, and frames with incorrect or missing CRC bits are not disregarded as described in the [Frame Error Checking](#) section. During this condition the devices in daisy-chain output data on the SDO pin on a 32-bit frame structure instead of 24-bits. The CRC mode can only be cleared through a power-on reset event triggered either by a reset command or cycling power to the device.

Table 6. Enable CRC Mode Digital Interface Pattern

BIT FORMAT	BIT SETTING							
	DB23	DB22	DB21	DB20	DB19	DB18	DB17	DB16
Binary	0	1	0	1	0	1	1	1
Hex	0x5				0x7			
	DB25	DB14	DB13	DB12	DB11	DB10	DB9	DB8
Binary	X	X	X	X	X	X	1	1
Hex	X				X			
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Binary	0	0	1	0	1	0	1	1
Hex	X				DB2 = 1			

If the CRC feature is enabled as described in the [Frame Error Checking](#) section along with full compliance of the frame error checking, then the pattern provided in [Table 6](#) on DIN and SCLK does not have any effect.

8.3.12 User Calibration

The device implements a user-calibration function to allow for trimming the system gain and zero errors. There is a gain calibration register and a zero calibration register; the DAC output is calibrated according to the value of these registers. The range of gain adjustment is typically $\pm 50\%$ of full-scale with 1 LSB per step. The gain register must be programmed to a value of 0x8000 to achieve the default gain of 1 because the power-on value of the register is 0x0000, which is equivalent to a gain of 0.5. The zero code adjustment is typically $\pm 32,768$ LSBs with 1 LSB per step. The input data format of the gain register is unsigned straight binary, and the input data format of the zero register is twos complement. The gain and offset calibration is described by [Equation 6](#).

$$\text{CODE_OUT} = \text{CODE} \cdot \frac{\text{User_GAIN} + 2^{15}}{2^{16}} + \text{User_ZERO}$$

where

- *CODE* is the decimal equivalent of the code loaded to the DAC data register at address 0x01.
- *N* is the bits of resolution; 16 for DAC8760 and 12 for DAC7760.
- *User_ZERO* is the signed 16-bit code in the zero register.
- *User_GAIN* is the unsigned 16-bit code in the gain register.
- *CODE_OUT* is the decimal equivalent of the code loaded to the DAC (limited between 0x0000 to 0xFFFF for DAC8760 and 0x000 to 0xFFF for DAC7760).

(6)

This is a purely digital implementation and the output is still limited by the programmed value at both ends of the voltage or current output range. In addition, remember that the correction only makes sense for endpoints inside of the true device end points. To correct more than just the actual device error, for example a system offset, the valid range for the adjustment changes accordingly and must be taken into account. This range is set by the RANGE, OVR, DUAL OUTEN, and IOUT RANGE bits, as described in [Setting Voltage and Current Output Ranges](#).

New calibration codes are only applied to subsequent writes of the DAC data register. Updating the calibration codes does not automatically update the DAC output. Additionally, TI recommends configuring the calibration codes along with the slew rate control prior to applying new DAC data.

8.3.13 Programmable Slew Rate

The slew rate control feature controls the rate at which the output voltage or current changes. With the slew rate control feature disabled, the output changes smoothly at a rate limited by the output drive circuitry and the attached load.

To reduce the slew rate, enable the slew rate control feature through bit 4 of the [Table 19](#). With this feature enabled, the output does not slew directly between the two values. Instead, the output steps digitally at a rate defined by bits [7:5] (SRSTEP) and bits [11:8] (SRCLK) of the control register. SRCLK defines the rate at which the digital slew updates; SRSTEP defines the amount by which the output value changes at each update. If the DAC data register is read while the DAC output is still changing, the instantaneous value is read. [Table 7](#) lists the slew rate step-size options. [Table 8](#) summarizes the slew rate update clock options.

Table 7. Slew Rate Step-Size (SRSTEP) Options

SRSTEP	STEP SIZE (LSB)	
	DAC7760	DAC8760
000	0.0625	1
001	0.125	2
010	0.125	4
011	0.5	8
100	1	16
101	2	32
110	4	64
111	8	128

Table 8. Slew Rate Update Clock (SRCLK) Options

SRCLK	DAC UPDATE FREQUENCY (Hz)
0000	258,065
0001	200,000
0010	153,845
0011	131,145
0100	115,940
0101	69,565
0110	37,560
0111	25,805
1000	20,150
1001	16,030
1010	10,295
1011	8,280
1100	6,900
1101	5,530
1110	4,240
1111	3,300

The time required for the output to slew over a given range can be expressed as [Equation 7](#):

$$\text{Slew Time} = \frac{\text{Output Change}}{\text{Step Size} \cdot \text{Update Clock Frequency} \cdot \text{LSB Size}}$$

where

- *Slew Time* is expressed in seconds
- *Output Change* is expressed in amps (A) for IOUT or volts (V) for VOUT

(7)

When the slew rate control feature is enabled, all output changes happen at the programmed slew rate. This configuration results in a staircase formation at the output. If the CLR pin is asserted, the output slews to the zero-scale value at the programmed slew rate. Bit 1 (SR-ON) of the [Status Register](#) can be read to verify that the slew operation has completed. The update clock frequency for any given value is the same for all output ranges. The step size, however, varies across output ranges for a given value of step size because the LSB size is different for each output range. [Figure 86](#) illustrates an example of IOUT slewing at a rate set by the previously described parameters. In this example for the DAC8760 (LSB size of 305 nA for the 0-mA to 20-mA range), the settings correspond to an update clock frequency of 6.9 kHz and a step size of 128 LSB. As can be seen for the case with no capacitors on CAP1 or CAP2, the steps occur at the update clock frequency (6.9 kHz corresponds to a period close to 150 μs) and the size of each step is about 38 μA (128 × 305 nA). The slew time for a specific code change can be calculated using [Equation 7](#).




Figure 86. IOUT vs Time With Digital Slew Rate Control

Apply the desired programmable slew rate control setting prior to updating the DAC data register because updates to the DAC data register in tandem with updates to the slew rate control registers can create race conditions that may result in unexpected DAC data.

8.4 Device Functional Modes

8.4.1 Setting Voltage and Current Output Ranges

For voltage and current outputs in normal mode (VOUT and IOUT are not simultaneously enabled), the output range is set according to [Table 9](#).

Table 9. RANGE Bits vs Output Range

RANGE	OUTPUT RANGE
000	0 V to +5 V
001	0 V to +10 V
010	±5 V
011	±10 V
100	Not allowed ⁽¹⁾
101	4 mA to 20 mA
110	0 mA to 20 mA
111	0 mA to 24 mA

(1) RANGE bits cannot be programmed to 0x100. Previous value is held when this command is written.

Note that changing the RANGE bits at any time causes the DAC data register to be cleared based on the value of CLR-SEL (pin or register bit) and the new value of the RANGE bits.

In addition to the RANGE bits, the OVR bit extends the voltage output range by 10%. if the OVR bit is set, the voltage output range follows [Table 10](#), as long as there is headroom with the supply.

Table 10. Voltage Output Overrange

VOLTAGE OUTPUT RANGE	VOLTAGE OUTPUT OVERRANGE
0 V to 5 V	0 V to 5.5 V
0 V to 10 V	0 V to +11 V
±5 V	±5.5 V
±10 V	±11 V

When VOUT and IOUT are simultaneously enabled (dual-output mode) by setting the DUAL OUTEN bit in the [Configuration Register](#), the voltage output is controlled by the RANGE bits in the [Control Register](#) (see [Table 11](#)), and the current output is controlled by the IOUT RANGE bits in the [Configuration Register](#) (see [Table 12](#)).

Table 11. RANGE Bits versus Voltage Output Range in Dual-Output Mode

RANGE	OUTPUT RANGE
000	0 V to +5 V
001	0 V to +10 V
010	±5 V
011	±10 V
100	Not allowed ⁽¹⁾
1xx	Disabled


(1) RANGE bits cannot be programmed to 0x100. Previous value is held when this command is written.

Table 12. IOUT RANGE Bits vs Current Output Range in Dual-Output Mode

RANGE	OUTPUT RANGE
00	Disabled
01	4 mA to 20 mA
10	0 mA to 20 mA
11	0 mA to 24 mA

8.4.2 Boost Configuration for IOUT

An external NPN transistor can be used as shown in Figure 87 to reduce power dissipation on the die. Most of the load current flows through the NPN transistor with a small amount flowing through the on-chip PMOS transistor based on the gain of the NPN transistor. This reduces the temperature induced drift on the die and internal reference and is an option for use cases at the extreme end of the supply, load current, and ambient temperature ranges. Resistor R_2 stabilizes this circuit for cases where the R_{LOAD} is a short or a very small load like a multimeter. Recommended values for R_1 , R_2 and C_1 in this circuit are 1 k Ω , 20 Ω and 0.22 μ F. An equivalent solution is to place R_2 (with a recommended value of 2 k Ω instead of the 20 Ω) in series with the base of the transistor instead of the configuration shown in Figure 87. Note that there is some gain error introduced by this configuration as seen in Figure 47 for the 0-mA to 24-mA range. TI recommends using the internal transistor in most cases as the values in the *Electrical Characteristics* are based on the configuration with the internal on-chip PMOS transistor.



Copyright © 2016, Texas Instruments Incorporated

Figure 87. Boost Mode Configuration

8.4.3 Filtering the Current Output (only on the VQFN package)

The VQFN package provides access to internal nodes of the circuit as shown in Figure 93. Capacitors can be placed on these pins and AVDD to form a filter on the output current, reducing bandwidth and the slew rate of the output. However, to achieve large reductions in slew rate, the programmable slew rate can be used to avoid having to use large capacitors. Even in that case, the capacitors on CAP1 and CAP2 can be used to smooth out the stairsteps caused by the digital code changes as shown in Figure 88. However, note that power supply ripple also couples into the part through these capacitors.




Figure 88. IOUT vs Time for Different Capacitor Values on CAP1 and CAP2


8.4.4 HART Interface

On the DACx760, HART digital communication can be modulated onto the input signal by two methods:

8.4.4.1 For 4-mA to 20-mA Mode

This method is limited to the case where the RANGE bits of the [Table 19](#) are programmed to the 4-mA to 20-mA range. Some applications require going beyond the 4-mA to 20-mA range. In those cases, see second method described in this section.

The external HART signal (ac voltage; 500 mV_{PP}, 1200 Hz and 2200 Hz) can be capacitively coupled in through the HART-IN pin and transferred to a current that is superimposed on the 4-mA to 20-mA current output. The HART-IN pin has a typical input impedance of 35 kΩ that together with the input capacitor used to couple the external HART signal forms a filter to attenuate frequencies beyond the HART band-pass region. In addition to this filter, an external passive filter is recommended to complete the filtering requirements of the HART specifications. [Figure 89](#) illustrates the output current versus time operation for a typical HART signal.



Note: DC current = 6 mA.

Figure 89. Output Current vs Time

[Table 13](#) specifies the performance of the HART-IN pin.

Table 13. HART-IN Pin Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input impedance	HART signal ac-coupled into pin		35		kΩ
Output current (peak-to-peak)	Input signal of 500 mV (peak-to-peak)	0.9	1	1.1	mA

8.4.4.2 For All Current Output Modes

The use of the HART-IN pin to implement HART modulation is limited to the case where the RANGE bits of the [Table 19](#) are set to the 4-mA to 20-mA range. To implement HART in all current-output modes, see [Implementing HART in All Current Output Modes](#).

8.5 Programming

8.5.1 Serial Peripheral Interface (SPI)

The device is controlled over a versatile four-wire serial interface (SDI, SDO, SCLK, and LATCH) that operates at clock rates of up to 30 MHz and is compatible with SPI, QSPI™, Microwire, and digital signal processing (DSP) standards. The SPI communication command consists of a write address byte and a data word for a total of 24 bits. The timing for the digital interface is shown in [Figure 1](#), [Figure 2](#), and [Figure 3](#).

8.5.1.1 SPI Shift Register

The default frame is 24 bits wide (refer to the [Frame Error Checking](#) section for 32-bit frame mode) and begins with the rising edge of SCLK that clocks in the MSB. The subsequent bits are latched on successive rising edges of SCLK. The default 24-bit input frame consists of an 8-bit address byte followed by a 16-bit data word as shown in [Table 14](#).

Table 14. Default SPI Frame

BIT 23:BIT 16	BIT 15:BIT 0
Address byte	Data word

The host processor must issue 24 bits before it issues a rising edge on the LATCH pin. Input data bits are clocked in regardless of the LATCH pin and are unconditionally latched on the rising edge of LATCH. By default, the SPI shift register resets to 000000h at power on or after a reset.

8.5.1.2 Write Operation

A write operation is accomplished when the address byte is set according to [Table 15](#). For more information on the DACx760 registers, see [DACx760 Commands and Register Map](#).

Table 15. Write Address Functions

ADDRESS BYTE	FUNCTION
0x00	No operation (NOP)
0x01	Write DAC Data register
0x02	Register read
0x55	Write control register
0x56	Write reset register
0x57	Write configuration register
0x58	Write DAC gain calibration register
0x59	Write DAC zero calibration register
0x95	Watchdog timer reset

8.5.1.3 Read Operation

A read operation is accomplished when the address byte is 0x02. Follow the read operation with a no-operation (NOP) command to clock out an addressed register, as shown in [Figure 2](#). To read from a register, the address byte and data word is as shown in [Table 16](#). The read register value is output MSB first on SDO on successive falling edges of SCLK.

Table 16. Default SPI Frame for Register Read

ADDRESS BYTE	DATA WORD	
	BIT 15:BIT 6	BIT 5:BIT 0
0x02	X (<i>don't care</i>)	Register read address (see Table 17)

[Table 17](#) shows the register read addresses available on the DACx760 devices.

Table 17. Register Read Address Functions

READ ADDRESS⁽¹⁾	FUNCTION
XX XX00	Read status register
XX XX01	Read DAC data register
XX XX10	Read control register
00 1011	Read configuration register
01 0011	Read DAC gain calibration register
01 0111	Read DAC zero calibration register

(1) X denotes *don't care* bits.

8.5.1.4 Stand-Alone Operation

SCLK can operate in either continuous or burst mode as long as the LATCH rising edge occurs after the appropriate number of SCLK cycles. Providing more than or less than 24 SCLK cycles before the rising edge of LATCH results in incorrect data being programmed into the device registers and incorrect data sent out on SDO. The rising edge of SCLK that clocks in the MSB of the 24-bit input frame marks the beginning of the write cycle, and data are written to the addressed registers on the rising edge of LATCH.

8.5.1.5 Daisy-Chain Operation

For systems that contain multiple DACx760s, use the SDO pin to daisy-chain several devices. This mode is useful in reducing the number of serial interface lines in applications that use multiple SPI devices. Daisy-chain mode is enabled by setting the DCEN bit of the control register to 1. By connecting the SDO of the first device to the SDI input of the next device in the chain, a multiple-device interface is constructed, as [Figure 90](#) illustrates.




Figure 90. Three DACx760s in Daisy-Chain Mode

Like stand-alone operation, the SPI daisy-chain write operation requires one frame, and the read requires two frames. The rising edge of SCLK that clocks in the MSB of the input frame marks the beginning of the write cycle. When the serial transfer to all devices is complete, LATCH is taken high. This action transfers the data from the SPI shift registers to the device internal register of each DACx760 in the daisy-chain. However, the number of clocks in each frame in this case depends on the number of devices in the daisy chain. For two devices, each frame is 48 clocks; the first 24 clocks are for the second DAC and the next 24 bits are for the first DAC. For a readback, the data are read from the two DACs in the following 48-bit frame; the first 24 clocks are for the second DAC and the next 24 clocks are for the first DAC. The input data to the DACs during the second frame can be another command or NOP. Similar to the two-device case described, for N devices, each frame is $N \times 24$ clocks, where N is the total number of DACx760s in the chain.

The serial clock can be a continuous or gated clock. A continuous SCLK source can only be used if LATCH is taken high after the correct number of clock cycles. In gated clock mode, a burst clock containing the exact number of clock cycles must be used and LATCH must be taken high after the final clock to latch the data.

8.6 Register Maps

8.6.1 DACx760 Commands and Register Map

Table 18 shows the available commands and registers on the DACx760 devices. *No operation*, *read operation*, and *watchdog timer* refer to commands and are not explicit registers. For more information on these commands, see [Read Operation](#) and [Watchdog Timer](#). See [DACx760 Register Descriptions](#) for descriptions of all DACx760 registers.

Table 18. Command and Register Map

REGISTER / COMMAND	READ/WRITE ACCESS	DATA BITS (DB15:DB0)															
		15	14	13	12	11	10:9	8	7	6	5	4	3	2	1	0	
Control	R/W	CLRSEL	OVR	REXT	OUTEN	SRCLK			SRSTEP			SREN	DCEN	RANGE			
Configuration	R/W	X ⁽¹⁾					IOUT RANGE		DUAL OUTEN		APD	Reser ved	CALEN	HARTE N	CRCEN	WDEN	WDPD
DAC Data ⁽²⁾	R/W	D15:D0															
No operation ⁽³⁾	—	X															
Read Operation ⁽³⁾	—	X										READ ADDRESS					
Reset	W																RESE T
Status	R	Reserved											CRC- FLT	WD-FLT	I-FLT	SR- ON	T-FLT
DAC Gain Calibration ⁽²⁾	RW	G15:G0, unsigned															
DAC Zero Calibration ⁽²⁾	RW	Z15:Z0, signed															
Watchdog Timer ⁽³⁾	—	X															

(1) X denotes *don't care* bits.

(2) DAC8760 (16-bit version) shown. DAC7760 (12-bit version) contents are located in DB15:DB4.

For DAC7760, DB3:DB0 are *don't care* bits when writing and zeros when reading.

(3) *No operation*, *read operation*, and *watchdog timer* are commands and not registers.

8.6.1.1 DACx760 Register Descriptions

8.6.1.1.1 Control Register

The DACx760 control register is written to at address 0x55. Table 19 shows the description for the control register bits.

Table 19. Control Register 0x55

DATA BIT(S)	NAME	DEFAULT	DESCRIPTION
DB15	CLRSEL	0	VOUT clear value select bit. When bit = 0, VOUT is 0 V in DAC Clear mode or after reset. When bit = 1, VOUT is midscale in unipolar output and negative-full-scale in bipolar output in DAC Clear mode or after reset.
DB14	OVR	0	Setting the bit increases the voltage output range by 10%.
DB13	REXT	0	External current setting resistor enable.
DB12	OUTEN	0	Output enable. Bit = 1: Output is determined by RANGE bits. Bit = 0: Output is disabled. IOUT and VOUT are <i>Hi-Z</i> .
DB11:DB8	SRCLK[3:0]	0000	Slew rate clock control. Ignored when bit SREN = 0
DB7:DB5	SRSTEP[2:0]	000	Slew rate step size control. Ignored when bit SREN = 0
DB4	SREN	0	Slew Rate Enable. Bit = 1: Slew rate control is enabled, and the ramp speed of the output change is determined by SRCLK and SRSTEP. Bit = 0: Slew rate control is disabled. Bits SRCLK and SRSTEP are ignored. The output changes to the new level immediately.
DB3	DCEN	0	Daisy-chain enable.
DB2:DB0	RANGE[2:0]	000	Output range bits.

DAC7760, DAC8760

ZHCSBX4C – JUNE 2013 – REVISED JANUARY 2018

www.ti.com.cn

8.6.1.1.2 Configuration Register

The DACx760 configuration register is written to at address 0x57. [Table 20](#) summarizes the description for the configuration register bits.

Table 20. Configuration Register 0x57

DATA BIT(S)	NAME	DEFAULT	DESCRIPTION
DB15:DB11		0h	Reserved. User must not write any value other than zero to these bits.
DB10:DB9	IOUT RANGE	00	IOUT range. These bits are only used if both voltage and current outputs are simultaneously enabled through bit 8 (DUAL OUTEN). The voltage output range is still controlled by bits 2:0 of the Control Register (RANGE bits). The current range is controlled by these bits and has similar behavior to RANGE[1:0] when RANGE[2] = 1. However, unlike the RANGE bits, a change to this field does not make the DAC data register go to its default value.
DB8	DUAL OUTEN	0	DAC dual output enable. This bit controls if the voltage and current outputs are enabled simultaneously. Both are enabled when this bit is high. However, both outputs are controlled by the same DAC data register.
DB7	APD	0	Alternate power down. On power-up, +VSENSE is connected to the internal VOUT amplifier inverting terminal. Diodes exist at this node to REFIN and GND. Setting this bit connects this node to ground through a resistor. When set, the equivalent resistance seen from +VSENSE to GND is 70 kΩ. This is useful in applications where the VOUT and IOUT terminals are tied together.
DB6		0	Reserved. Do not write any value other than zero to these bits.
DB5	CALEN	0	User calibration enable. When user calibration is enabled, the DAC data are adjusted according to the contents of the gain and zero calibration registers. See User Calibration .
DB4	HARTEN	0	Enable interface through HART-IN pin (only valid for IOUT set to 4-mA to 20-mA range through RANGE bits). Bit = 1: HART signal is connected through internal resistor and modulates output current. Bit = 0: HART interface is disabled.
DB3	CRCEN	0	Enable frame error checking.
DB2	WDEN	0	Watchdog timer enable.
DB1:DB0	WDPD[1:0]	00	Watchdog timeout period.

8.6.1.1.3 DAC Registers

The DAC registers consist of a DAC data register ([Table 21](#)), a DAC gain calibration register ([Table 22](#)), and a DAC zero calibration register ([Table 23](#)). User calibration as described in [User Calibration](#) is a feature that allows for trimming the system gain and zero errors. [Table 21](#) through [Table 23](#) show the DAC8760, 16-bit version of these registers. The DAC7760 (12-bit version) register contents are located in DB15:DB4. For DAC7760, DB3:DB0 are *don't care* bits when writing and zeros when reading.

Table 21. DAC Data Register

DATA BITS	NAME	DEFAULT	DESCRIPTION
DB15:DB0	D15:D0	0000h	DAC data register. Format is unsigned straight binary.

Table 22. DAC Gain Calibration Register

DATA BITS	NAME	DEFAULT	DESCRIPTION
DB15:DB0	G15:G0	0000h	Voltage and current gain calibration register for user calibration. Format is unsigned straight binary.

Table 23. DAC Zero Calibration Register

DATA BITS	NAME	DEFAULT	DESCRIPTION
DB15:DB0	Z15:Z0	0000h	Voltage and current zero calibration register for user calibration. Format is twos complement.

8.6.1.1.4 Reset Register

The DACx760 reset register is written to at address 0x56. [Table 24](#) provides the description.

Table 24. Reset Register 0x56

DATA BIT(S)	NAME	DEFAULT	DESCRIPTION
DB15:DB1		0000h	Reserved. Writing to these bits does not cause any change.
DB0	RESET	0	Software reset bit. Writing 1 to the bit performs a software reset to reset all registers and the <u>ALARM</u> status to the respective power-on reset default value. After reset completes the RESET bit clears itself.

8.6.1.1.5 Status Register

This read-only register consists of four ALARM status bits (CRC-FLT, WD-FLT, I-FLT, and T-FLT) and bit SR-ON that shows the slew rate status.

The device continuously monitors the output and die temperature. When an alarm occurs, the corresponding ALARM status bit is set (1). Whenever an ALARM status bit is set, it remains set until the event that caused it is resolved. The ALARM bit can only be cleared by performing a software reset, or a power-on reset (by cycling power), or having the error condition resolved. These bits are reasserted if the ALARM condition continues to exist in the next monitoring cycle.

The ALARM bit goes to 0 when the error condition is resolved.

Table 25. Status Register

DATA BIT(S)	NAME	DEFAULT	DESCRIPTION
DB15:DB5		000h	Reserved. Reading these bits returns 0.
DB4	CRC-FLT	0	Bit = 1 indicates CRC error on SPI frame. Bit = 0 indicates normal operation.
DB3	WD-FLT	0	Bit = 1 indicates watchdog timer timeout. Bit = 0 indicates normal operation.
DB2	I-FLT	0	Bit = 1 indicates <i>Open Circuit or Compliance Voltage Violation</i> in IOUT loading. Bit = 0 indicates IOUT load is at normal condition.
DB1	SR-ON	0	Bit = 1 when DAC code is slewing as determined by SRCLK and SRSTEP. Bit = 0 when DAC code is not slewing.
DB0	T-FLT	0	Bit = 1 indicates die temperature is over 142°C. Bit = 0 indicates die temperature is not over 142°C.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Controlling the VOUT and IOUT Pins

This section describes how to control the VOUT and IOUT pins for three use cases:

9.1.1.1 VOUT and IOUT Pins are Independent Outputs, Never Simultaneously Enabled

In most applications, VOUT and IOUT are not connected together. In addition, only one is enabled at a time or they are both powered down. In this configuration, bits 10 down to 7 of the [Configuration Register](#) must be set to 0000 (default value). Bits 2 down to 0 of the [Control Register](#) (RANGE bits) control VOUT and IOUT.

9.1.1.2 VOUT and IOUT Pins are Independent Outputs, Simultaneously Enabled

When VOUT and IOUT are independent outputs and simultaneously enabled, bit 8 of the [Configuration Register](#) (DUAL OUTEN) must be set to 1. Bits 2 down to 0 of the [Control Register](#) (RANGE bits) control VOUT and bits 10 down to 9 of the [Configuration Register](#) (IOUT RANGE) control IOUT. Note that only one DAC code register exists and therefore the voltage and current outputs are controlled by the same code. Note that changing the RANGE bits at any time causes the DAC data register to be cleared based on the value of the CLR-SEL pin or CLRSEL register bit and the new value of the RANGE bits.

9.1.1.3 VOUT and IOUT Pins are Tied Together, Never Simultaneously Enabled

When the VOUT and IOUT pins are tied together, bit 8 of the [Configuration Register](#) (DUAL OUTEN) must be set to 0. Bits 2 down to 0 of the [Control Register](#) (RANGE) control VOUT and IOUT. Special consideration must be paid to the +VSENSE pin in this case. When VOUT is disabled, the +VSENSE pin is connected to the internal amplifier input through an internal 60-k Ω resistor as shown in [Figure 83](#). This internal node has diode clamps to REFIN and GND. Setting bit 6 of the [Configuration Register](#) (APD) forces this internal node to be tied to GND through a 10-k Ω resistor, in effect, the +VSENSE pin is tied to GND through a 70-k Ω power-down resistor. [Figure 91](#) shows the leakage current into the +VSENSE pin for both settings of the APD bit.




Figure 91. +VSENSE Leakage Current vs Pin Voltage

Whether the APD bit is set or not set, the current output in this case incurs a gain error because the internal resistor acts as a parallel load in addition to the external load. If this gain error is undesirable, it can be corrected through the gain calibration register shown in [Table 22](#). Another option is to use the application circuit in [Figure 92](#).

Application Information (continued)




Figure 92. VOUT and IOUT Tied Together to One Terminal

The buffer amplifier prevents leakage through the internal 60-k Ω resistor in current output mode and does not allow it to be seen as a parallel load. The VOUT pin is in high impedance mode in this case and allows minimal leakage current. Note that the offset of the external amplifier adds to the overall VOUT offset error and any potential phase shift from the external amplifier can cause VOUT stability issues.

9.1.2 Implementing HART in All Current Output Modes

If it is desirable to implement HART irrespective of the RANGE bit settings, there are two ways to do this.

9.1.2.1 Using CAP2 Pin on VQFN Package

The first method of implementing HART is to couple the signal through the CAP2 pin, as conceptualized in Figure 93. Note that this pin is only available in the 40-pin VQFN package.




Figure 93. Implementing HART on IOUT Using the CAP2 Pin

In Figure 93, R_3 is nominally 40 Ω , and R_2 is dependent on the current output range (set by the RANGE bits) as described below:

- 4-mA to 20-mA range: $R_2 = 2.4$ k Ω typical
- 0-mA to 20-mA range: $R_2 = 3$ k Ω typical
- 0-mA to 24-mA range: $R_2 = 3.6$ k Ω typical

The purpose of the 12.5-k Ω resistor is to create a filter when CAP1 and CAP2 are used.

Application Information (continued)




Figure 95. Unidirectional Current Limiter Circuit

Under normal operation, most current in this circuit flows through Q₁ and into R₃. As current increases through R₃, so does the voltage drop across R₃, which increases the base-emitter voltage of Q₂. Eventually the base-emitter voltage of Q₂ becomes high enough to turn on Q₂, which turns off Q₁ and reduce the current that can pass from VIN to VOUT. The value of R₃ sets the current limit. Note that this is a very simple example and only applies for sourcing current into a resistive load. For cases involving both sourcing and sinking current as well as nonresistive loads, more complex circuits are required to achieve bidirectional current limiting.

9.2 Typical Application

9.2.1 Voltage and Current Output Driver for Factory Automation and Control, EMC and EMI Protected





Figure 96. DACx760 in an Analog Output (AO) Module

9.2.1.1 Design Requirements

Analog I/O modules are used by programmable logic controllers (PLCs) and distributed control systems (DCSs) to interface to sensors, actuators, and other field instruments. These modules must meet stringent electrical specifications for both performance as well as protection. These outputs are typically current loops based on the 4-mA to 20-mA range and derivatives or voltage outputs ranging from 0 V to 5 V, 0 V to 10 V, ± 5 V, and ± 10 V. Common error budgets accommodate 0.1% full-scale range total unadjusted error (% FSR TUE) at room temperature. Designs that desire stronger accuracy over temperature frequently implement calibration. Often times the PLC back-plane provides access to a 12-V to 36-V analog supply from which a majority of supply voltages are derived.

Typical Application (continued)

9.2.1.2 Detailed Design Procedure



Copyright © 2016, Texas Instruments Incorporated

Figure 97. Generic Design for Typical PLC Current and Voltage Outputs

Figure 97 illustrates a common generic solution for realizing these desired voltage and current output spans.

The current output circuit is comprised of amplifiers A1 and A2, MOSFETs Q1 and Q1, and the three resistors R_{SET} , R_A , and R_B . This two-stage current source enables the ground-referenced DAC output voltage to drive the high-side amplifier required for the current-source.

The voltage output circuit is composed of amplifier A3 and the resistor network consisting of R_{FB} , R_{G1} , and R_{G2} . A3 operates as a modified summing amplifier, where the DAC controls the noninverting input and the inverting input has one path to GND and a second to V_{REF} . This configuration allows the single-ended DAC to create both the unipolar 0-V to 5-V and 0-V to 10-V outputs and the bipolar ± 5 -V and ± 10 -V outputs by modifying the values of R_{G1} and R_{G2} .

Figure 96 generates clean ± 15 -V supplies using a synchronous step-down regulator (TPS54062) and two high-voltage, ultra-low noise, linear regulators (TPS7A49 and TPS7A30). A field supply terminal is shown instead of the more common use case of a back-plane supply. The design uses two triple channel isolators (ISO7631FC) to provide galvanic isolation for the digital lines to communicate to the main controller. Note that these isolators can be driven by the internally-generated supply (DVDD) from the DACx760 to save components and cost. The DACx760 supplies up to 10 mA that meets the supply requirements of the two isolators running at up to 10 Mbps. Note that additional cost savings are possible if noncritical digital signals such as CLR and ALARM are tied to GND or left unconnected. Finally, a protection scheme with transient voltage suppressors and other components is placed on all pins which connect to the field.

The protection circuitry is designed to provide immunity to the IEC61000-4 test suite which includes system-level industrial transient tests. The protection circuit includes transient voltage suppressor (TVS) diodes, clamp-to-rail steering diodes, and pass elements in the form of resistors and ferrite beads. For more detail about selecting these components, see TIPD153.

9.2.1.3 Application Curves

The current output circuit was measured in 0-mA to 24-mA mode using an 8.5 digit digital multi-meter to measure the output while driving a 300- Ω load at 25°C. The measured results are shown in Figure 98. The voltage output circuit was measured in ± 10 -V mode using an 8.5 digit digital multi-meter to measure the output while driving a 1-k Ω load at 25°C. The measured results are shown in Figure 99. In both cases, the voltage and current outputs remain within the specified performance of the data sheet.



DAC7760, DAC8760

ZHCSBX4C – JUNE 2013 – REVISED JANUARY 2018

www.ti.com.cn

Typical Application (continued)

The design was also exposed to IEC61000-4 electrostatic discharge, electrically fast transient, conducted immunity, and radiated immunity tests on both the current and voltage outputs. During each of these tests a 6.5 digit digital multi-meter, set in fast 5.5 digit acquisition mode, was used to monitor the outputs. Complete data sets for the voltage and current outputs during these tests are available in [TIPD153](#).



10 Power Supply Recommendations

The DACx760 family can operate within the specified single-supply range of 10 V to 36 V applied to the AVDD pin or the specified dual-supply range of 10 V to 18 V applied to AVDD and 0 V to –18 V on AVSS or any subsequent combination that does not exceed the maximum difference of 36 V between AVDD and AVSS. The digital supply, DVDD, can operate within the specified supply range of 2.7 V to 5.5 V or be powered by the internal 4.6-V LDO. Switching power supplies and DC/DC converters often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high frequency spikes. This noise can be easily coupled into the DAC output voltage or current through various paths between the power connections and analog output. To further reduce noise, TI recommends including bulk and local decoupling capacitors. The current consumption on the AVDD and AVSS pins, the short-circuit current limit for the voltage output, and current ranges for the current output, are listed in [Electrical Characteristics](#). The power supply must meet the requirements listed in [Electrical Characteristics](#).

11 Layout

11.1 Layout Guidelines

To maximize the performance of the DACx760 in any application, good layout practices and proper circuit design must be followed. A few recommendations specific to the DACx760 are:

1. As is seen in [Figure 93](#), CAP2 is directly connected to the input of the final IOUT amplifier. Any noise or unwanted ac signal routed near the CAP1 and/or CAP2 pins could capacitively couple onto internal nodes and affect IOUT. Therefore, with the QFN package, it is important to avoid routing any digital or HART signal trace over the CAP1 and CAP2 traces.
2. The thermal PAD must be connected to the lowest potential in the system.
3. The +VSENSE connection must be a low-impedance trace connected close to the point of load.
4. AVDD and AVSS must have decoupling capacitors local to the respective pins.
5. The reference capacitor must be placed close to the reference input pin.
6. Avoid routing switching signals near the reference input.
7. For designs that include protection circuits:
 - a. Place diversion elements, such as TVS diodes or capacitors, close to off-board connectors to make sure that return current from high-energy transients does not cause damage to sensitive devices.
 - b. Use large, wide traces to provide a low-impedance path to divert high-energy transients away from I/O terminals.

11.2 Layout Example




Figure 100. DACx760 Layout Example

11.3 Thermal Considerations

The DACx760 is designed for a maximum junction temperature of +150°C. In cases where the maximum AVDD is driving maximum current into ground, this could be exceeded. Use the following equation, from the [Absolute Maximum Ratings](#), to determine the maximum junction temperature that can be reached:

$$\text{Power Dissipation} = (T_{J\max} - T_A) / \theta_{JA}$$

where

- $T_{J\max} = 150^\circ\text{C}$
- T_A is the ambient temperature
- θ_{JA} is the package dependent junction-to-ambient thermal resistance, which is found in [Thermal Information](#) (8)

The power dissipation can be calculated by multiplying all the supply voltages with the currents supplied, which is found in the *Power Requirements* subsection of [Electrical Characteristics](#).

Consider an example: IOUT is enabled, supplying 24 mA into GND with a 25°C ambient temperature, AVDD of 24 V, AVSS is tied to GND and DVDD is generated internally. From the specifications table, the maximum value of AIDD = 3 mA when IOUT is enabled and DAC code = 0x0000. Also, the maximum value of DIDD = 1 mA. Accordingly, the worst case power dissipation is $24\text{ V} \times (24\text{ mA} + 3\text{ mA} + 1\text{ mA}) = 672\text{ mW}$. Using the $R_{\theta JA}$ value for the TSSOP package, we get $T_{J\max} = 25^\circ\text{C} + (32.3 \times 0.672)^\circ\text{C} = 46.7^\circ\text{C}$. At 85°C ambient temperature, the corresponding value of $T_{J\max}$ is 106.7°C. Using this type of analysis, the system designer can both specify and design for the equipment operating conditions. Note that the thermal pad in both packages is recommended to be connected to a copper plane for enhanced thermal performance.

12 器件和文档支持

12.1 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件，以及立即购买的快速链接。

表 26. 相关链接

器件	产品文件夹	立即订购	技术文档	工具和软件	支持和社区
DAC7760	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
DAC8760	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

TI E2E™ 在线社区 *TI 的工程师对工程师 (E2E) 社区*。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 *TI 参考设计支持* 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.4 商标

E2E is a trademark of Texas Instruments.

HART is a registered trademark of HART Communication Foundation.

SPI, QSPI are trademarks of Motorola, Inc.

All other trademarks are the property of their respective owners.

12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本，请参阅左侧的导航。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DAC7760IPWP	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC7760	Samples
DAC7760IPWPR	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC7760	Samples
DAC7760IRHAR	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC7760	Samples
DAC7760IRHAT	ACTIVE	VQFN	RHA	40	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC7760	Samples
DAC8760IPWP	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC8760	Samples
DAC8760IPWPR	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC8760	Samples
DAC8760IRHAR	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC8760	Samples
DAC8760IRHAT	ACTIVE	VQFN	RHA	40	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DAC8760	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC7760IPWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
DAC7760IRHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DAC7760IRHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DAC8760IPWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
DAC8760IRHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
DAC8760IRHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC7760IPWPR	HTSSOP	PWP	24	2000	350.0	350.0	43.0
DAC7760IRHAR	VQFN	RHA	40	2500	367.0	367.0	38.0
DAC7760IRHAT	VQFN	RHA	40	250	210.0	185.0	35.0
DAC8760IPWPR	HTSSOP	PWP	24	2000	350.0	350.0	43.0
DAC8760IRHAR	VQFN	RHA	40	2500	367.0	367.0	38.0
DAC8760IRHAT	VQFN	RHA	40	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW


RHA 40

VQFN - 1 mm max height

6 x 6, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



4204276/E 06/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Package complies to JEDEC MO-220 variation VJJD-2.

THERMAL PAD MECHANICAL DATA

RHA (S-PVQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206355-5/X 08/14

NOTES: A. All linear dimensions are in millimeters

RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



4207627-5/R 08/14

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

GENERIC PACKAGE VIEW


PWP 24

PowerPAD™ TSSOP - 1.2 mm max height

4.4 x 7.6, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4224742/B

EXAMPLE BOARD LAYOUT



PWP0024J

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 8X



SOLDER MASK DETAILS

4225860/A 04/2020

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

PWP0024J

PowerPAD™ TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 8X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.58 X 5.88
0.125	3.20 X 5.26 (SHOWN)
0.15	2.92 X 4.80
0.175	2.70 X 4.45

4225860/A 04/2020

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](https://www.ti.com.cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2021 德州仪器半导体技术（上海）有限公司