

# ADC3664 14 位、125MSPS、低噪声、低功率双通道 ADC

# 1 特性

- 14 位 125MSPS ADC
- 本底噪声:-156.9dBFS/Hz
- 低功耗:100mW/ch
- 延迟:2个时钟周期
- 电压基准:
  - 外部:65MSPS 至 125MSPS
  - 内部:100MSPS 至 125MSPS
- 保证 14 位,无丢码
- 输入带宽: 1.4GHz (3dB)
- INL : ±2.6LSB ; DNL : ±0.9LSB
- 工业温度范围:-40°C 至 +105°C
- 片上数字滤波器(可选)
  - 2 倍、4 倍、8 倍、16 倍、32 倍抽取率 - 32 位 NCO
- 串行 LVDS 数字接口(2线、1线和 1/2线)
- 小尺寸: 40 引脚 VQFN (5mm × 5mm) 封装
- 频谱性能 (f<sub>IN</sub> = 5MHz):
  - SNR : 77.5dBFS
  - SFDR: 84dBc HD2、HD3
  - SFDR: 92dBFS 最严重毛刺
- 频谱性能 (f<sub>IN</sub> = 70MHz):
  - SNR : 75.5dBFS
  - SFDR: 76dBc HD2、HD3
  - SFDR: 84dBFS 最严重毛刺

# 2 应用

- 高速数据采集 •
- 软件定义无线电
- 通信基础设施
- 频谱分析仪
- OTDR
- 控制环路
- 源测量单元 (SMU)
- 光谱分析
- 雷达

# 3 说明

ADC3664 器件是一款低噪声、超低功耗、14 位、 125MSPS 高速双通道 ADC。该器件可实现超低噪声 性能和 -156.9dBFS/Hz 的噪声频谱密度,还具有出色 的线性度和动态范围。ADC3664 可提供中频采样支 持,因此非常适合各种应用。高速控制环路受益于低至 一个时钟周期的低延迟。该 ADC 在 125MSPS 下的功 耗仅为每通道 100mW,其功耗随采样率减小而迅速降 低。

ADC3664 使用串行 LVDS (SLVDS) 接口输出数据,可 更大限度减少数字互连的次数。该器件提供双通道、单 通道和半通道选项。ADC3664 与 16 位分辨率 ADC 系 列实现了引脚对引脚兼容。该器件支持 -40℃ 至 +105℃的工业级工作温度范围。


哭凪信自

器件型号 <sup>(1)</sup>	封装	封装尺寸(标称值)	
ADC3664	VQFN (40)	5.00 × 5.00mm	

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。

まっょ 奥伊レ坊

器件型号	分辨率	采样率
ADC3661	16 位	10MSPS
ADC3662	16 位	25MSPS
ADC3663	16 位	65MSPS
ADC3664	14 位	125MSPS



简化版方框图





# **Table of Contents**

1	特性	. 1
	应用	
3	说明	. 1
4	Revision History	2
5	Pin Configuration and Functions	3
6	Specifications	
	6.1 Absolute Maximum Ratings	5
	6.2 ESD Ratings	. 5
	6.3 Recommended Operating Conditions	5
	6.4 Thermal Information	5
	6.5 Electrical Characteristics - Power Consumption	6
	6.6 Electrical Characteristics - DC Specifications	7
	6.7 Electrical Characteristics - AC Specifications	. 9
	6.8 Timing Requirements	10
	6.9 Typical Characteristics	
7	Parameter Measurement Information	18
8	Detailed Description	
	8.1 Overview	20
	8.2 Functional Block Diagram	20


8.3 Feature Description	21
8.4 Device Functional Modes	
8.5 Programming	
8.6 Register Maps	
9 Application Information Disclaimer	
9.1 Typical Application	<mark>56</mark>
9.2 Initialization Set Up	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	62
11.2 Layout Example	
12 Device and Documentation Support	63
12.1 接收文档更新通知	63
12.2 支持资源	63
12.3 Trademarks	
12.4 静电放电警告	<mark>63</mark>
12.5 术语表	63
13 Mechanical, Packaging, and Orderable	
Information	<mark>63</mark>

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
December 2020	*	Initial release.



# **5** Pin Configuration and Functions



# 图 5-1. RSB Package, 40-Pin WQFN, Top View

#### 表 5-1. Pin Descriptions

P	IN	I/O	DESCRIPTION	
NAME	NO.		DESCRIPTION	
INPUT/REFER	ENCE			
AINM	13	I	Negative analog input, channel A	
AINP	12	I	Positive analog input, channel A	
BINP	39	I	Positive analog input, channel B	
BINM	38	I	Negative analog input, channel B	
REFBUF	4	I	2V external voltage reference input for use with internal reference buffer. Internal 100 ull-up resistor to AVDD. This pin is also used to configure default operating conditions.	
REFGND	3	I	Reference ground input	
VCM	8	0	Common-mode voltage output for the analog inputs, 0.95V	
VREF	2	I	External voltage reference input	
CLOCK				
CLKM	7	I	Negative differential sampling clock input for the ADC	
CLKP	6	I	Positive differential sampling clock input for the ADC	
CONFIGURAT	ION			
PDN/SYNC         1         I         Power down/Synchronization input. This pin can be configured via the SPI interface. Act high. This pin has an internal 21 k Ω pull-down resistor.		Power down/Synchronization input. This pin can be configured via the SPI interface. Active high. This pin has an internal 21 k $\Omega$ pull-down resistor.		
RESET         9         I         Hardware reset. Active high. This pin has an internal 21 k Ω pull-down resistor.		Hardware reset. Active high. This pin has an internal 21 k $\Omega$ pull-down resistor.		

Copyright © 2021 Texas Instruments Incorporated



# 表 5-1. Pin Descriptions (continued)

PIN		I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
SCLK	35	I	Serial interface clock input. This pin has an internal 21 k $\Omega$ pull-down resistor.	
SDIO	10	I	Serial interface data input and output. This pin has an internal 21 k $\Omega$ pull-down resistor.	
SEN	16	I	Serial interface enable. Active low. This pin has an internal 21 k $\Omega$ pull-up resistor to AVDD.	
NC	27	-	Do not connect	
DIGITAL INTE	RFACE			
DA0P	20	0	Positive differential serial LVDS output for lane 0, channel A.	
DA0M	19	0	Negative differential serial LVDS output for lane 0, channel A.	
DA1P	18	0	Positive differential serial LVDS output for lane 1, channel A.	
DA1M	17	0	Negative differential serial LVDS output for lane 1, channel A.	
DB0P	31	0	Positive differential serial LVDS output for lane 0, channel B.	
DB0M	32	0	Negative differential serial LVDS output for lane 0, channel B.	
DB1P	33	0	Positive differential serial LVDS output for lane 1, channel B.	
DB1M	34	0	Negative differential serial LVDS output for lane 1, channel B.	
DCLKP	23	0	Positive differential serial LVDS bit clock output.	
DCLKM	22	0	Negative differential serial LVDS bit clock output.	
FCLKP	28	0	Positive differential serial LVDS frame clock output.	
FCLKM	29	0	Negative differential serial LVDS frame clock output.	
DCLKINP	25	I	Positive differential serial LVDS bit clock input. Internal 100 $\Omega$ differential termination.	
DCLKINM	24	I	Negative differential serial LVDS bit clock input. Internal 100 $\Omega$ differential termination.	
POWER SUPP	PLY		·	
AVDD	5,15,36	I	Analog 1.8-V power supply	
GND	11,14,37,40, PowerPAD	I	Ground, 0 V	
IOGND	26	Ι	Ground, 0 V for digital interface	
IOVDD	21,30 I 1.8-V power supply for digital interface			



# **6** Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Supply voltage range, AVDD, IOVDD		- 0.3	2.1	V
Supply voltage rang	ge, GND, IOGND, REFGND	- 0.3	0.3	V
Voltage applied to	AINP/M, BINP/M, CLKP/M, DCLKINP/M, VREF, REFBUF	- 0.3	2.1	V
input pins	PDN/SYNC, RESET, SCLK, SEN, SDIO	- 0.3	2.1	v
Junction temperatu	unction temperature, T <sub>J</sub>		105	°C
Storage temperatur	re, T <sub>stg</sub>	- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	2500	
V <sub>(ESD)</sub>		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply	AVDD <sup>(1)</sup>	1.75	1.8	1.85	V
voltage range	IOVDD <sup>(1)</sup>	1.75	1.8	1.85	V
T <sub>A</sub>	Operating free-air temperature	- 40		105	°C
TJ	Operating junction temperature			105 <mark>(2)</mark>	°C

(1) Measured to GND.

(2) Prolonged use above this junction temperature may increase the device failure-in-time (FIT) rate.

#### 6.4 Thermal Information

		ADC3564 ADC3664	
	THERMAL METRIC <sup>(1)</sup>	RSB (QFN)	UNIT
		40 Pins	
R <sub>☉JA</sub>	Junction-to-ambient thermal resistance	30.7	°C/W
R <sub>@ JC(top)</sub>	Junction-to-case (top) thermal resistance	16.4	°C/W
R <sub>⊕JB</sub>	Junction-to-board thermal resistance	10.5	°C/W
ΨJT	Junction-to-top characterization parameter	0.2	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	10.5	°C/W
R <sub>@JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	2.0	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



# 6.5 Electrical Characteristics - Power Consumption

Typical values are over the operating free-air temperature range, at  $T_A = 25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = 105^{\circ}$ C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = IOVDD = 1.8 V, external 1.6V reference, and - 1-dBFS differential input, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN TY	P MAX	UNIT
ADC3664:	125 MSPS				
I <sub>AVDD</sub>	Analog supply current	External reference	(	64 80	mA
IIOVDD	I/O supply current	SLVDS 2-wire		47 72	ША
P <sub>DIS</sub>	Power dissipation	External reference, 2-wire	20	00 274	mW
		2-wire, 1/2-swing	;	35	
		4x real decimation, 16-bit, 1-wire		50	
		16x real decimation, 16-bit, 1-wire		45	
		16x real decimation, 16-bit, 1/2-wire		41	
		4x complex decimation, 16-bit, 1-wire		57	mA
IIOVDD	DD I/O supply current	8x complex decimation, 16-bit, 1-wire		54	
		8x complex decimation, 16-bit, 1/2-wire		50	
		16x complex decimation, 16-bit, 1-wire		50	
		16x complex decimation, 16-bit, 1/2-wire		47	
		32x complex decimation, 16-bit, 1-wire		18	
		32x complex decimation, 16-bit, 1/2-wire		43	
MISCELLA	ANOUS				
	Internal reference, additional analog supply current			4	
I <sub>AVDD</sub>	External 1.2V reference (REFBUF), additional analog supply current	Enabled via SPI	0	.5	mA
	Single ended clock input, reduces analog supply current by			1	
P <sub>DIS</sub>	Power consumption in global power down mode	Default mask settings		12	mW



# 6.6 Electrical Characteristics - DC Specifications

Typical values are over the operating free-air temperature range, at  $T_A = 25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = 105^{\circ}$ C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = IOVDD = 1.8 V, 1.6 V external reference, and -1-dBFS differential input, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC ACCUR	ACY					
No missing c	codes		14			bits
PSRR		F <sub>IN</sub> = 1 MHz		35		dB
DNL	Differential nonlinearity	F <sub>IN</sub> = 5 MHz		± 0.9	± 0.97	LSB
INL	Integral nonlinearity	F <sub>IN</sub> = 5 MHz		± 2.6	± 7.5	LSB
V <sub>OS_ERR</sub>	Offset error			± 30	± 55	LSB
V <sub>OS_DRIFT</sub>	Offset drift over temperature			± 0.06		LSB/ºC
GAIN <sub>ERR</sub>	Gain error	External 1.6V Reference		± 2		%FSR
GAINDRIFT	Gain drift over temperature	External 1.6V Reference		± 57		ppm/ºC
GAIN <sub>ERR</sub>	Gain error	Internal Reference		± 3		%FSR
GAIN <sub>DRIFT</sub>	Gain drift over temperature	Internal Reference		106		ppm/ºC
Transition No	pise			0.7		LSB
ADC ANALO	DG INPUT (AINP/M, BINP/M)					
FS	Input full scale	Differential		3.2		Vpp
V <sub>CM</sub>	Input common model voltage		0.9	0.95	1.0	V
R <sub>IN</sub>	Input resistance	Differential at DC		8		kΩ
C <sub>IN</sub>	Input Capacitance	Differential at DC		5.4		pF
V <sub>OCM</sub>	Output common mode voltage			0.95		V
BW	Analog Input Bandwidth (-3dB)			1.4		GHz
Internal Volt	age Reference		I			
V <sub>REF</sub>	Internal reference voltage			1.6		V
V <sub>REF</sub> Output	Impedance			8		Ω
Reference li	nput Buffer (REFBUF)					
External refe	rence voltage			1.2		V
External vol	tage reference (VREF)		I			
V <sub>REF</sub>	External voltage reference			1.6		V
Input Curren	t			1		mA
Input impeda	ance			5.3		kΩ
Clock Input	(CLKP/M)		I			
		External reference	0.5		125	MHz
Input clock fr	equency	Internal reference	100		125	MHz
V <sub>ID</sub>	Differential input voltage			1	3.6	Vpp
V <sub>CM</sub>	Input common mode voltage			0.9		V
R <sub>IN</sub>	Single ended input resistance to co	mmon mode		5		kΩ
C <sub>IN</sub>	Single ended input capacitance			1.5		pF
Clock duty c	vcle		45	50	60	%

# 6.6 Electrical Characteristics - DC Specifications (continued)

Typical values are over the operating free-air temperature range, at  $T_A = 25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = 105^{\circ}$ C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = IOVDD = 1.8 V, 1.6 V external reference, and -1-dBFS differential input, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Digital In	puts (RESET, PDN, SCLK, SEN, SDIO)	1			I	
VIH	High level input voltage		1.4			V
V <sub>IL</sub>	Low level input voltage				0.4	v
I <sub>IH</sub>	High level input current			90	150	uA
IIL	Low level input current		-150	-90		uA
CI	Input capacitance			1.5		pF
Digital O	utput (SDOUT)					
V <sub>OH</sub>	High level output voltage	I <sub>LOAD</sub> = -400 uA	IOVDD - 0.1	IOVDD		V
V <sub>OL</sub>	Low level output voltage	I <sub>LOAD</sub> = 400 uA			0.1	
SLVDS Ir	nterface				I	
V <sub>ID</sub>	Differential input voltage		200	350	650	mVpp
V <sub>CM</sub>	Input common mode voltage		1	1.2	1.3	V
Output data rate		per differential SLVDS output			1	Gbps
V <sub>OD</sub>	Differential output voltage		500	700	850	mVpp
V <sub>CM</sub>	Output common mode voltage			1.0		V



# 6.7 Electrical Characteristics - AC Specifications

Typical values are over the operating free-air temperature range, at  $T_A = 25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = 105^{\circ}$ C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = IOVDD = 1.8 V, 1.6 V external reference, and - 1-dBFS differential input, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
NSD	Noise Spectral Density	f <sub>IN</sub> = 5 MHz, A <sub>IN</sub> = -20 dBFS		-156.9		dBFS/Hz	
		f <sub>IN</sub> = 5 MHz	72	77.5		dBFS	
		f <sub>IN</sub> = 5 MHz, A <sub>IN</sub> = -20 dBFS		78.9			
		f <sub>IN</sub> = 10 MHz		77.6			
SNR	Signal to noise ratio	f <sub>IN</sub> = 40 MHz		76.9		dBFS	
		f <sub>IN</sub> = 70 MHz		75.5			
		f <sub>IN</sub> = 100 MHz		74.1			
		f <sub>IN</sub> = 5 MHz		75.7			
		f <sub>IN</sub> = 10 MHz		74.2			
SINAD	Signal to noise and distortion ratio	f <sub>IN</sub> = 40 MHz		72.6		dBFS	
		f <sub>IN</sub> = 70 MHz		71.3			
		f <sub>IN</sub> = 100 MHz		72.4			
		f <sub>IN</sub> = 5 MHz		12.6			
		f <sub>IN</sub> = 10 MHz		12.6			
ENOB	Effective number of bits	f <sub>IN</sub> = 40 MHz		12.5		bit	
		f <sub>IN</sub> = 70 MHz		12.3		-	
		f <sub>IN</sub> = 100 MHz		12.0			
	Total Harmonic Distortion (First five harmonics)	f <sub>IN</sub> = 5 MHz	71.5	80			
		f <sub>IN</sub> = 10 MHz		76			
THD		f <sub>IN</sub> = 40 MHz		74		dBc	
		f <sub>IN</sub> = 70 MHz		72			
		f <sub>IN</sub> = 100 MHz		76			
		f <sub>IN</sub> = 5 MHz	77	84			
		f <sub>IN</sub> = 10 MHz		78			
HD2	Second Harmonic Distortion	f <sub>IN</sub> = 40 MHz		75		dBc	
		f <sub>IN</sub> = 70 MHz		77			
		f <sub>IN</sub> = 100 MHz		79			
		f <sub>IN</sub> = 5 MHz	73.5	84			
		f <sub>IN</sub> = 10 MHz		81			
HD3	Third Harmonic Distortion	f <sub>IN</sub> = 40 MHz		88		dBc	
		f <sub>IN</sub> = 70 MHz		76			
		$f_{\rm IN} = 100 \text{ MHz}$		81			
		f <sub>IN</sub> = 5 MHz	84	92			
Non HD2,3		$f_{\rm IN} = 10 \text{ MHz}$		93			
	Spur free dynamic range (excluding	$f_{IN} = 40 \text{ MHz}$		89		dBFS	
	HD2 and HD3)	$f_{IN} = 70 \text{ MHz}$		84			
		$f_{IN} = 100 \text{ MHz}$		86			
IMD3	Two tone inter-modulation distortion	$f_1 = 10 \text{ MHz}, f_2 = 12 \text{ MHz}, A_{IN} = -7 \text{ dBFS/tone}$		88		dBc	

# 6.8 Timing Requirements

Typical values are over the operating free-air temperature range, at  $T_A = 25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = 105^{\circ}$ C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = IOVDD = 1.8 V, 1.6 V external reference, and - 1-dBFS differential input, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN NOM	MAX	UNIT	
ADC Timi	ng Specifications	· · · · · · · · · · · · · · · · · · ·				
t <sub>AD</sub>	Aperture Delay		0.85		ns	
t <sub>A</sub>	Aperture Jitter	square wave clock with fast edges	250		fs	
t <sub>J</sub>	Jitter on DCLKIN			± 50	ps	
Recory time from +6 dB overload condition		SNR within 1 dB of expected value	1		Clock cycle	
t <sub>ACQ</sub>	Signal acquisition period	referenced to sampling clock falling edge	-T <sub>S</sub> /4		Sampling clock period	
t <sub>CONV</sub>	Signal conversion period		6		ns	
		Bandgap reference enabled, single ended clock		13		
Wake up	Time to valid data after coming out of	Bandgap reference enabled, differential clock		15	us	
	power down. Internal reference.	Bandgap reference disabled, single ended clock		2.4	ma	
		Bandgap reference disabled, differential clock		2.3	ms	
time		Bandgap reference enabled, single ended clock		13		
	Time to valid data after coming out of power down. External 1.6V reference.	Bandgap reference enabled, differential clock		14	us L	
		Bandgap reference disabled, single ended clock		2.0		
		Bandgap reference disabled, differential clock		2.2	ms	
t <sub>S,SYNC</sub>	Setup time for SYNC input signal	Defense and the compliant plants rising adapt	500			
t <sub>H,SYNC</sub>	Hold time for SYNC input signal	Referenced to sampling clock rising edge	600		ps	
		1/2-wire SLVDS	1		-	
ADC Latency	Signal input to data output	1-wire SLVDS	1		Clock cycles	
Eutonoy		2-wire SLVDS	2		U U U U U U U U U U U U U U U U U U U	
	Real decimation by 2		21			
Add.	Complex decimation by 2		22		Output clock	
Latency	Real or complex decimation by 4, 8, 16, 32		23		cycles	
Interface	Timing: Serial LVDS Interface	1				
t <sub>PD</sub>	Propagation delay: sampling clock	Delay between sampling clock falling edge to DCLKIN falling edge < 2.5ns. $T_{DCLK}$ = DCLK period $t_{CDCLK}$ = Sampling clock falling edge to DCLKIN falling edge	2 + 3 + T <sub>DCLK</sub> T <sub>DCLK</sub> + + t <sub>CDCLK</sub> t <sub>CDCLK</sub>	+		
	Propagation delay: sampling clock falling edge to DCLK rising edge	Delay between sampling clock falling edge to DCLKIN falling edge >= 2.5ns. $T_{DCLK}$ = DCLK period $t_{CDCLK}$ = Sampling clock falling edge to DCLKIN falling edge	2+ 3+ t <sub>сdclk</sub> t <sub>cdclk</sub>	4 + t <sub>CDCLK</sub>	ns	



# 6.8 Timing Requirements (continued)


Typical values are over the operating free-air temperature range, at  $T_A = 25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = 105^{\circ}$ C, ADC sampling rate = 125 MSPS, 50% clock duty cycle, AVDD = IOVDD = 1.8 V, 1.6 V external reference, and -1-dBFS differential input, unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
	DCLK rising edge to output data	Fout = 65 MSPS, DA/B0,1 = 455 MBPS	0	0.1		
	delay,	Fout = 80 MSPS, DA/B0,1 = 560 MBPS	0	0.1		
	2-wire SLVDS, 14-bit	Fout = 125 MSPS, DA/B0,1 = 875 MBPS	-0.2	0.1		
	DCLK rising edge to output data delay, 1-wire SLVDS, 14-bit	Fout = 65 MSPS, DA/B0 = 910 MBPS	0	0.1		
t <sub>CD</sub>	DCLK rising edge to output data	Fout = 10 MSPS, DA/B0 = 160 MBPS	0	0.1		ns
	delay,	Fout = 25 MSPS, DA/B0 = 400 MBPS	0	0.1		
	1-wire SLVDS, 16-bit	Fout = 62.5 MSPS, DA/B0= 1000 MBPS	-0.6	0.1		
	DCLK rising edge to output data	Fout = 5 MSPS, DA0 = 160 MBPS	0	0.1		
	delay,	Fout = 10 MSPS, DA0 = 320 MBPS	0	0.1		
	1/2-wire SLVDS, 16-bit	Fout = 25 MSPS, DA0 = 800 MBPS	0	0.1		
		Fout = 65 MSPS, DA/B0,1 = 455 MBPS	1.8	1.9		
	Data valid, 2-wire SLVDS, 14-bit	Fout = 80 MSPS, DA/B0,1 = 560 MBPS	1.4	1.5		
		Fout = 125 MSPS, DA/B0,1 = 875 MBPS	0.6	0.8		
	Data valid, 1-wire SLVDS, 14-bit	Fout = 65 MSPS, DA/B0 = 910 MBPS	0.6	0.8		
•	Data valid, 1-wire SLVDS, 16-bit	Fout = 10 MSPS, DA/B0 = 160 MBPS	5.7	5.8		20
t <sub>DV</sub>		Fout = 25 MSPS, DA/B0 = 400 MBPS	2.0	2.1		ns
		Fout = 62.5 MSPS, DA/B0= 1000 MBPS	0.5	0.6		
		Fout = 5 MSPS, DA0 = 160 MBPS	5.7	5.8		
	Data valid, 1/2-wire SLVDS, 16-bit	Fout = 10 MSPS, DA0 = 320 MBPS	2.7	2.8		
		Fout = 25 MSPS, DA0 = 800 MBPS	0.8	0.9		
SERIAL I	PROGRAMMING INTERFACE (SCLK,	SEN, SDIO) - Input				
f <sub>CLK,SCLK</sub>	Serial clock frequency				20	MHz
t <sub>s,sen</sub>	SEN falling edge to SCLK rising edge	e	10			
t <sub>H,SEN</sub>	SCLK rising edge to SEN rising edge	)	9			ns
t <sub>s,sDIO</sub>	SDIO setup time from rising edge of	SCLK	17			115
t <sub>H,SDIO</sub>	SDIO hold time from rising edge of S	CLK	9			
SERIAL I	PROGRAMMING INTERFACE (SDIO)	- Output			I	
OZD	Delay from falling edge of 16th SCLk tri-state to valid data	3.9		10.8		
t <sub>odz</sub>	Delay from SEN rising edge for SDIC	) transition from valid data to tri-state	3.4		14	ns
t <sub>OD</sub>	Delay from falling edge of 16th SCLk	C cycle during read operation to SDIO valid	3.9		10.8	




# 6.9 Typical Characteristics

Typical values at  $T_A = 25$  °C, ADC sampling rate = 125 MSPS,  $A_{IN} = -1$  dBFS differential input, AVDD = IOVDD = 1.8 V, external 1.6 V voltage reference, unless otherwise noted.






ADC3664 ZHCSMZ6 - DECEMBER 2020




ADC3664 ZHCSMZ6 - DECEMBER 2020











ADC3664 ZHCSMZ6 - DECEMBER 2020












# **7 Parameter Measurement Information**



D2 D1 D0 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 DA0 D2 D1 D0 D13 D12 D11 D10 D9 D8 D5 D4 D3 D2 D1 D0 D7 D6 DB0 Sample N-1

图 7-2. Timing diagram: 1-wire SLVDS






图 7-3. Timing diagram: 1/2-wire SLVDS



# 8 Detailed Description

# 8.1 Overview

The ADC3664 is a low noise, ultra-low power 14-bit high-speed dual channel ADC supporting sampling rates up to 125 MSPS. It offers very good DC precision together with IF sampling support which makes it ideally suited for a wide range of applications. The ADC3664 is equipped with an on-chip internal reference option but it also supports the use of an external, high precision 1.6V voltage reference or an external 1.2V reference which is buffered and gained up internally. Because of the inherent low latency architecture, the digital output result is available after as low as one clock cycle on the digital output interface.

#### Note

The ADC3664 supports the following sampling rates:


- External Reference: 65 to 125 MSPS
- Internal Reference: 100 to 125 MSPS

An optional programmable digital down converter enables external anti-alias filter relaxation as well as output data rate reduction. The digital filter provides a 32-bit programmable NCO and supports both real or complex decimation.

The ADC3664 uses a serial LVDS (SLVDS) interface to output the data which minimizes the number of digital interconnects. The device supports a two-lane (2-wire), a one-lane (1-wire) and a half-lane (1/2-wire) option. The ADC3664 includes a digital output formatter which supports output resolutions from 14 to 20-bit.

The device features and control options can be set up either through pin configurations or via SPI register writes.

# 8.2 Functional Block Diagram





# 8.3 Feature Description

### 8.3.1 Analog Input

The analog inputs of ADC3664 are intended to be driven differentially. Both AC coupling and DC coupling of the analog inputs is supported. The analog inputs are designed for an input common mode voltage of 0.95 V which must be provided externally on each input pin. DC-coupled input signals must have a common mode voltage that meets the device input common mode voltage range.

The equivalent input network diagram is shown in 🛛 8-1. All four sampling switches, on-resistance shown in red are in same position (open or closed) simultaneously.





图 8-1. Equivalent Input Network

# 8.3.1.1 Analog Input Bandwidth

 $\mathbb{R}$  8-2 shows the analog full power input bandwidth of the ADC3664 with a 50  $\Omega$  differential termination. The -3 dB bandwidth is approximately 1.4 GHz and the useful input bandwidth with good AC performance is approximately 200 MHz.

The equivalent differential input resistance R<sub>IN</sub> and input capacitance C<sub>IN</sub> vs frequency are shown in 🛽 8-3.





### 8.3.1.2 Analog Front End Design

The ADC3664 is an unbuffered ADC and thus a passive kick-back filter is recommended to absorb the glitch from the sampling operation. Depending on if the input is driven by a balun or a differential amplifier with low output impedance, a termination network may be needed. Additionally a passive DC bias circuit is needed in AC-coupled applications which can be combined with the termination network.

#### 8.3.1.2.1 Sampling Glitch Filter Design

The front end sampling glitch filter is designed to optimize the SNR and HD3 performance of the ADC. The filter performance is dependent on input frequency and therefore the following filter designs are recommended for different input frequency ranges as shown in  $\mathbb{R}$  8-4 and  $\mathbb{R}$  8-5 (assuming 50  $\Omega$  source impedance).




图 8-4. Sampling glitch filter example for input frequencies from DC to 60 MHz




图 8-5. Sampling glitch filter example for input frequencies from 60 to 120 MHz



#### 8.3.1.2.2 Analog Input Termination and DC Bias

Depending on the input drive circuitry, a termination network and/or DC biasing needs to be provided.

#### 8.3.1.2.2.1 AC-Coupling

The ADC3664 requires external DC bias using the common mode output voltage (VCM) of the ADC together with the termination network as shown in 🕅 8-6. The termination is located within the glitch filter network. When using a balun on the input, the termination impedance has to be adjusted to account for the turns ratio of the transformer. When using an amplifier, the termination impedance can be adjusted to optimize the amplifier performance.





图 8-6. AC-Coupling: termination network provides DC bias (glitch filter example for up to 60 MHz)

#### 8.3.1.2.2.2 DC-Coupling

In DC coupled applications the DC bias needs to be provided from the fully differential amplifier (FDA) using VCM output of the ADC as shown in 🕅 8-7. The glitch filter in this case is located between the anti-alias filter and the ADC. No termination may be needed if amplifier is located close to the ADC or if the termination is part of the anti-alias filter.








# 8.3.2 Clock Input

In order to maximize the ADC SNR performance, the external sampling clock should be low jitter and differential signaling with a high slew rate. This is especially important in IF sampling applications (图 8-8 and 图 8-9). For less jitter sensitive applications, the ADC3664 provides the option to operate with single ended signaling which saves additional power consumption.



# 8.3.2.1 Single Ended vs Differential Clock Input

The ADC3664 can be operated using a differential or a single ended clock input where the single ended clock consumes less power consumption. However clock amplitude impacts the ADC aperture jitter and consequently the SNR. For maximum SNR performance, a large clock signal with fast slew rates needs to be provided.

- Differential Clock Input: The clock input can be AC coupled externally. The ADC3664 provides internal biasing for that use case.
- Single Ended Clock Input: This mode needs to be configured using SPI register (0x0E, D2 and D0) or with the REFBUF pin. In this mode there is no internal clock biasing and thus the clock input needs to be DC coupled around a 0.9V center. The unused input needs to be AC coupled to ground.




图 8-10. External and internal connection using differential (left) and single ended (right) clock input



#### 8.3.3 Voltage Reference

The ADC3664 provides three different options for supplying the voltage reference to the ADC. An external 1.6V reference can be directly connected to the VREF input; a voltage 1.2V reference can be connected to the REFBUF input using the internal gain buffer or the internal 1.2V reference can be enabled to generate a 1.6V reference voltage. For best performance, the reference noise should be filtered by connecting a 10 uF and a 0.1 uF ceramic bypass capacitor to the VREF pin. The internal reference circuitry of the ADC3664 is shown in 🕅 8-11.

#### Note

The voltage reference mode can be selected using SPI writes or by using the REFBUF pin (default) as a control pin ( $\ddagger$  8.5.1). If the REFBUF pin is not used for configuration, the REFBUF pin should be connected to AVDD (even though the REFBUF pin has a weak internal pullup to AVDD) and the voltage reference option has to be selected using the SPI interface.





图 8-11. Different voltage reference options for ADC3664

# 8.3.3.1 Internal voltage reference

The 1.6V reference for the ADC can be generated internal using the on-chip 1.2V reference along with the internal gain buffer. A 10 uF and a 0.1 uF ceramic bypass capacitor ( $C_{VREF}$ ) should be connected between the VREF and REFGND pins as close to the pins as possible.








#### 8.3.3.2 External voltage reference (VREF)

For highest accuracy and lowest temperature drift, the VREF input can be directly connected to an external 1.6V reference. A 10 uF and a 0.1 uF ceramic bypass capacitor ( $C_{VREF}$ ) should be connected between the VREF and REFGND pins and placed as close to the pins as possible is recommended. The load current from the external reference is about 1mA.


Note: The internal reference is also used for other functions inside the device, therefore the reference amplifier should only be powered down in power down state but not during normal operation.



#### 图 8-13. External 1.6V reference

#### 8.3.3.3 External voltage reference with internal buffer (REFBUF)

The ADC3664 is equipped with an on-chip reference buffer that also includes gain to generate the 1.6V reference voltage from an external 1.2V reference. A 10 uF and a 0.1 uF ceramic bypass capacitor ( $C_{VREF}$ ) between the VREF and REFGND pins and a 10 uF and a 0.1 uF ceramic bypass capacitor between the REFBUF and REFGND pins are recommended. Both capacitors should be placed as close to the pins as possible. The load current from the external reference is less than 100uA.



#### 图 8-14. External 1.2V reference using internal reference buffer



#### 8.3.4 Digital Down Converter

The ADC3664 includes an optional on-chip digital down conversion (DDC) decimation filter that can be enabled via SPI register settings. It supports complex decimation by 2, 4, 8, 16 and 32 using a digital mixer and a 32-bit numerically controlled oscillator (NCO) as shown in 😤 8-15. Furthermore it supports a mode with real decimation where the complex mixer is bypassed (NCO should be set to 0 for lowest power consumption) and the digital filter acts as a low pass filter.

Internally the decimation filter calculations are performed with a 20-bit resolution in order to avoid any SNR degradation due to quantization noise limitation. The # 8.3.5.1 truncates to the selected resolution prior to outputting the data on the digital interface.




图 8-15. Internal Digital Decimation Filter

#### 8.3.4.1 DDC MUX

The ADC3664 contains a MUX in front of the digital decimation filter which allows the ADC channel A input to be connected to the DDC of channel B and vice versa.





图 8-16. DDC MUX



### 8.3.4.2 Digital Filter Operation


The complex decimation operation is illustrated with an example in  $\mathbb{X}$  8-17. First the input signal (and the negative image) are frequency shifted by the NCO frequency as shown on the left. Next a digital filter is applied (centered around 0 Hz) and the output data rate is decimated - in this example the output data rate  $F_{S,OUT} = F_S/8$  with a Nyquist zone of  $F_S/16$ . During the complex mixing the spectrum (signal and noise) is split into real and complex parts and thus the amplitude is reduced by 6-dB. In order to compensate this loss, there is a 6-dB digital gain option in the decimation filter block that can be enabled via SPI write.





The real decimation operation is illustrated with an example in  $[\underline{\aleph}]$  8-18. There is no frequency shift happening and only the real portion of the complex digital filter is exercised. The output data rate is decimated - a decimation of 8 would result in an output data rate  $F_{S,OUT} = F_S/8$  with a Nyquist zone of  $F_S/16$ .

During the real mixing the spectrum (signal and noise) amplitude is reduced by 3-dB. In order to compensate this loss, there is a 3-dB digital gain option in the decimation filter block that can be enabled via SPI write.







#### 8.3.4.3 FS/4 Mixing with Real Output

In this mode, the output after complex decimation gets mixed with FS/4 (FS = output data rate in this case). Instead of a complex output with the input signal centered around 0 Hz, the output is transmitted as a real output at twice the data rate and the signal is centered around FS/4 (Fout/4) as illustrated in  $\mathbb{E}$  8-19.

In this example, complex decimation by 8 is used. The output data is transmitted as a real output with an output rate of Fout = FS'/4 (FS' = ADC sampling rate). The input signal is now centered around FS/4 (Fout/4) or FS'/16.




图 8-19. FS/4 Mixing with real output

#### 8.3.4.4 Numerically Controlled Oscillator (NCO) and Digital Mixer

The decimation block is equipped with a 32-bit NCO and a digital mixer to fine tune the frequency placement prior to the digital filtering. The oscillator generates a complex exponential sequence of:

 $e^{j\omega n}$  (default) or  $e^{-j\omega n}$ 

where: frequency ( $\omega$ ) is specified as a signed number by the 32-bit register setting

The complex exponential sequence is multiplied with the real input from the ADC to mix the desired carrier to a frequency equal to  $f_{IN} + f_{NCO}$ . The NCO frequency can be tuned from  $-F_S/2$  to  $+F_S/2$  and is processed as a signed, 2s complement number. After programming a new NCO frequency, the MIXER RESTART register bit or SYNC pin has to be toggled for the new frequency to get active. Additionally the ADC3664 provides the option via SPI to invert the mixer phase.

The NCO frequency setting is set by the 32-bit register value given and calculated as:

NCO frequency = 0 to +  $F_S/2$ : NCO =  $f_{NCO} \times 2^{32} / F_S$ 

NCO frequency =  $-F_S/2$  to 0: NCO =  $(f_{NCO} + F_S) \times 2^{32} / F_S$ 

where:

- NCO = NCO register setting (decimal value)
- f<sub>NCO</sub> = Desired NCO frequency (MHz)
- F<sub>S</sub> = ADC sampling rate (MSPS)

The NCO programming is further illustrated with this example:

- ADC sampling rate F<sub>S</sub> = 125 MSPS
- Input signal f<sub>IN</sub> = 10 MHz
- Desired output frequency f<sub>OUT</sub> = 0 MHz

For this example there are actually four ways to program the NCO and achieve the desired output frequency as shown in  $\frac{1}{2}$  8-1.

Alias or negative image f <sub>NCO</sub>		NCO Value	Mixer Phase	Frequency translation for f <sub>OUT</sub>
f <sub>IN</sub> = - 10 MHz	f <sub>NCO</sub> = 10 MHz	343597384	as is	$f_{OUT} = f_{IN} + f_{NCO} = -10 \text{ MHz} + 10 \text{ MHz} = 0 \text{ MHz}$
f <sub>IN</sub> = 10 MHz	$f_{NCO} = -10 \text{ MHz}$	4638564680	d3 15	$f_{OUT} = f_{IN} + f_{NCO} = 10 \text{ MHz} + (-10 \text{ MHz}) = 0 \text{ MHz}$

#### 表 8-1. NCO value calculations example

ADC3664 ZHCSMZ6 - DECEMBER 2020



衣 8-1. NCO value calculations example (continued)									
Alias or negative image	f <sub>NCO</sub>	NCO Value	Mixer Phase	Frequency translation for f <sub>OUT</sub>					
f <sub>IN</sub> = 10 MHz	f <sub>NCO</sub> = 10 MHz	343597384		$f_{OUT} = f_{IN} - f_{NCO} = 10 \text{ MHz} - 10 \text{ MHz} = 0 \text{ MHz}$					
f <sub>IN</sub> = - 10 MHz	f <sub>NCO</sub> = − 10 MHz	4638564680	inverted	$f_{OUT} = f_{IN} - f_{NCO} = -10 \text{ MHz} - (-10 \text{ MHz}) = 0 \text{ MHz}$					

# 表 8-1. NCO value calculations example (continued)



# 8.3.4.5 Decimation Filter

The ADC3664 supports complex decimation by 2, 4, 8, 16 and 32 with a pass-band bandwidth of ~ 80% and a stopband rejection of at least 85 dB.  $\frac{1}{8}$  8-2 gives an overview of the pass-band bandwidth of the different decimation settings with respect to ADC sampling rate F<sub>S</sub>. In real decimation mode the output bandwidth is half of the complex bandwidth.

REAL/COMPLEX DECIMATION			OUTPUT RATE (F <sub>S</sub> = 125 MSPS)	OUTPUT BANDWIDTH (F <sub>S</sub> = 125 MSPS)	
	2	F <sub>S</sub> / 2 complex	0.8 × F <sub>S</sub> / 2	62.5 MSPS complex	50 MHz
	4	F <sub>S</sub> / 4 complex	0.8 × F <sub>S</sub> / 4	31.25 MSPS complex	25 MHz
Complex	8	F <sub>S</sub> / 8 complex	0.8 × F <sub>S</sub> / 8	15.625 MSPS complex	12.5 MHz
	16	F <sub>S</sub> / 16 complex	0.8 × F <sub>S</sub> / 16	7.8125 MSPS complex	6.25 MHz
	32	F <sub>S</sub> / 32 complex	0.8 × F <sub>S</sub> / 32	3.90625 MSPS complex	3.125 MHz
	2	F <sub>S</sub> / 2 real	0.4 × F <sub>S</sub> / 2	62.5 MSPS	25 MHz
	4	F <sub>S</sub> / 4 real	0.4 × F <sub>S</sub> / 4	31.25 MSPS	12.5 MHz
Real	8	F <sub>S</sub> / 8 real	0.4 × F <sub>S</sub> / 8	15.625 MSPS	6.25 MHz
	16	F <sub>S</sub> / 16 real	0.4 × F <sub>S</sub> / 16	7.8125 MSPS	3.125 MHz
	32	F <sub>S</sub> / 32 real	$0.4 \times F_{S} / 32$	3.90625 MSPS	1.5625 MHz

#### 表 8-2. Decimation Filter Summary and Maximum Available Output Bandwidth

The decimation filter responses normalized to the ADC sampling clock frequency are illustrated in 🛽 8-21 to 🔄 8-30. They are interpreted as follows:

Each figure contains the filter pass-band, transition band(s) and alias or stop-band(s) as shown in  $\mathbb{E}$  8-20. The x-axis shows the offset frequency (after the NCO frequency shift) normalized to the ADC sampling rate F<sub>S</sub>.

For example, in the divide-by-4 complex setup, the output data rate is  $F_S / 4$  complex with a Nyquist zone of  $F_S / 8$  or  $0.125 \times F_S$ . The transition band (colored in blue) is centered around  $0.125 \times F_S$  and the alias transition band is centered at  $0.375 \times F_S$ . The stop-bands (colored in red), which alias on top of the pass-band, are centered at  $0.25 \times F_S$  and  $0.5 \times F_S$ . The stop-band attenuation is greater than 85 dB.






图 8-20. Interpretation of the Decimation Filter Plots





response





# 8.3.4.6 SYNC

The PDN/SYNC pin can be used to synchronize multiple devices using an external SYNC signal. The PDN/ SYNC pin can be configured via SPI (SYNC EN bit) from power down to synchronization functionality and is latched in by the rising edge of the sampling clock as shown in 🕅 8-31.




图 8-31. External SYNC timing diagram

The synchronization signal is only required when using the decimation filter - either using the SPI SYNC register or the PDN/SYNC pin. It resets internal clock dividers used in the decimation filter and aligns the internal clocks as well as I and Q data within the same sample. If no SYNC signal is given the internal clock dividers will not be synchronized, which can lead to a fractional delay across different devices. The SYNC signal also resets the NCO phase and loads the new NCO frequency (same as the MIXER RESTART bit).

When trying to resynchronize during operation, the SYNC toggle should occur at 64\*K clock cycles, where K is an integer. This ensures phase continuity of the clock divider.

Copyright © 2021 Texas Instruments Incorporated



### 8.3.4.7 Output Formatting with Decimation

When using decimation, the output data is formatted as shown in [8] 8-32 and [8] 8-33. The examples are shown for 16-bit output for 2-wire (8x serialization), 1-wire (16x serialization) and 1/2-wire (32x serialization).




图 8-32. Output Data Format in Complex Decimation


**8-3** illustrates the output interface data rate along with the corresponding DCLK/DCLKIN and FCLK frequencies based on output resolution (R), number of SLVDS lanes (L) and complex decimation setting (N).

Furthermore the table shows an actual lane rate example for the 2-, 1- and 1/2-wire interface, 16-bit output resolution and complex decimation by 4.

衣 ŏ-ɔ. ɔer	$\gtrsim$ 8-3. Serial LVDS Lane Rate Examples with Complex Decimation and 16-bit Output Resolution										
DECIMATION SETTING	ADC SAMPLING RATE	OUTPUT RESOLUTION	# of WIRES	FCLK	DCLKIN, DCLK	DA/B0,1					
Ν	Fs	R	L	F <sub>S</sub> / N	[DA/B0,1] / 2	F <sub>S</sub> x2xR/L/N					
	125 MSPS		2	31.25 MHz	250 MHz	500 MHz					
4	123 1055 3	16	1	51.25 10112	500 MHz	1000 MHz					
	55 MSPS		1/2	15.625 MHz	500 MHz	1000 MHz					

#### 表 8-3. Serial LVDS Lane Rate Examples with Complex Decimation and 16-bit Output Resolution







**8**-4 illustrates the output interface data rate along with the corresponding DCLK/DCLKIN and FCLK frequencies based on output resolution (R), number of SLVDS lanes (L) and real decimation setting (M).

Furthermore the table shows an actual lane rate example for the 2-, 1- and 1/2-wire interface, 16-bit output resolution and real decimation by 4.

DECIMATION SETTING	ADC SAMPLING RATE	OUTPUT RESOLUTION	# of WIRES	FCLK	DCLKIN, DCLK	DA/B0,1
М	F <sub>S</sub>	R	L	$F_{S} / M / 2 (L = 2)$ $F_{S} / M (L = 1, 1/2)$	[DA/B0,1] / 2	F <sub>S</sub> x R / L / M
	4 125 MSPS		2	15.625 MHz	125 MHz	250 MHz
4		MSPS 16	1	31.25 MHz	250 MHz	500 MHz
			1/2	51.25 1011 12	500 MHz	1000 MHz



# 8.3.5 Digital Interface

The serial LVDS interface supports the data output with 2-wire, 1-wire and 1/2-wire operation. The actual data output rate depends on the output resolution and number of lanes used.

The ADC3664 requires an external serial LVDS clock input (DCLKIN), which is used to transmit the data out of the ADC along with the data clock (DCLK). The phase relationship between DCLKIN and the sampling clock is irrelevant but both clocks need to be frequency locked. The SLVDS interface is configured using SPI register writes.

#### 8.3.5.1 Output Formatter

When using 16-bit or higher output resolution in non-decimation mode, the 2 LSBs are set to 0.




图 8-34. Interface output bit mapper

8-5 provides an overview for the resulting serialization factor depending on output resolution and output modes. Note that the DCLKIN frequency needs to be adjusted accordingly as well. Changing the output resolution to 16-bit, 2-wire mode for example would result in DCLKIN = F<sub>S</sub> \* 4 instead of \* 3.5.

The output bit mapper can be used for bypass and decimation filter.

OUTPUT RESOLUTION	Interface	SERIALIZATION	FCLK	DCLKIN	DCLK	D0/D1				
	2-Wire	7x	F <sub>S</sub> /2	F <sub>S</sub> * 3.5	F <sub>S</sub> * 3.5	F <sub>S</sub> * 7				
14-bit (default)	1-Wire	14x	F <sub>S</sub>	F <sub>S</sub> * 7	F <sub>S</sub> * 7	F <sub>S</sub> * 14				
	1/2-Wire	28x	F <sub>S</sub>	F <sub>S</sub> * 14	F <sub>S</sub> * 14	F <sub>S</sub> * 28				
	2-Wire	8x	F <sub>S</sub> /2	F <sub>S</sub> * 4	F <sub>S</sub> * 4	F <sub>S</sub> * 8				
16-bit	1-Wire	16x	Fs	F <sub>S</sub> * 8	F <sub>S</sub> * 8	F <sub>S</sub> * 16				
	1/2-Wire	32x	F <sub>S</sub>	F <sub>S</sub> * 16	F <sub>S</sub> * 16	F <sub>S</sub> * 32				
	2-Wire	9x	F <sub>S</sub> /2	F <sub>S</sub> * 4.5	F <sub>S</sub> * 4.5	F <sub>S</sub> * 9				
18-bit	1-Wire	18x	F <sub>S</sub>	F <sub>S</sub> * 9	F <sub>S</sub> * 9	F <sub>S</sub> * 18				
	1/2-Wire	36x	F <sub>S</sub>	F <sub>S</sub> * 18	F <sub>S</sub> * 18	F <sub>S</sub> * 36				
	2-Wire	10x	F <sub>S</sub> /2	F <sub>S</sub> * 5	F <sub>S</sub> * 5	F <sub>S</sub> * 10				
20-bit	1-Wire	20x	F <sub>S</sub>	F <sub>S</sub> * 10	F <sub>S</sub> * 10	F <sub>S</sub> * 20				
	1/2-Wire	40x	Fs	F <sub>S</sub> * 20	F <sub>S</sub> * 20	F <sub>S</sub> * 40				

表 8-5. Serialization factor vs output resolution for different output modes

The programming sequence to change the output interface and/or resolution from default settings is shown in  $\ddagger$  8.3.5.2.



#### 8.3.5.2 Output Interface/Mode Configuration

The following sequence summarizes all the relevant registers for changing the output interface and/or enabling the decimation filter. Steps 1 and 2 must come first since the E-Fuse load reset the SPI writes, the remaining steps can come in any order.

STEP	FEATURE	ADDRESS	g	eps for changin					
1		0x07	Select the output in	terface bit mapping d	ion and output interfa	on and output interface.			
			Output R	esolution	2-wire	1-wire	1/2-wire		
			14-bit 0x2B		0x2B				
			16	-bit	0x4B	0x6C	0.05		
			18	-bit	0x2B		0x8D		
			20	-bit	0x4B				
2		0x13		erface bit mapping us that bit mapping is l	r (0x13, D0). Program wed by 0x13 0x00.	n register 0x13 to			
3		0x19	Configure the FCLK	K frequency based on	bypass/decimation	and number of lanes	used.		
			Bypass/Dec	SLVDS	FCLK SRC (D7)	FCLK DIV (D4)	TOG FCLK (D0)		
			_ /	2-wire	0	1	0		
			Bypass/ Real Decimation	1-wire	0	0	0		
	Output			1/2-wire	0	0	0		
	Interface		Complex	2-wire	1	0	0		
			Complex Decimation	1-wire	1	0	0		
				1/2-wire	0	0	1		
4		0x1B	Select the output in	terface resolution usi	05-D3).				
			Select the FCLK pa	ttern for decimation f	output of the frame of	lock.			
				Output Resolution	2-wire	1-wire	1/2-wire		
			0x20 0x21 0x22 0x22 0x22 0x22 0x22 0x22	0xFE000					
				16-bit		0xFF000	use default		
5				18-bit		0xFF800			
Ū		0x21		20-bit	use default	0xFFC00			
				14-bit					
			Complex	16-bit		0xFFFFF	0xFFFFF		
			Decimation	18-bit					
				20-bit					
6	-	0x24	Enable the decimat						
7		0x25	Configure the decin	nation filter					
8		0x2A/B/C/D 0x31/2/3/4	Program the NCO f	requency for complex	e skipped for real dec	imation)			
	Decimation		Configure the comp	lex output data strea	for real decimation)				
	Filter	0.27	SLVDS		OP-Order (D4)	Q-Delay (D3)			
9		0x27 0x2E	2-wire		1	0			
			1-wire			0	1		
			1/2-wire			1	1		
10		0x26	Set the mixer gain a	and toggle the mixer	reset bit to update th	ne NCO frequency.			

	表 8-6.	Configuration	steps for	changing	interface	or decimation
--	--------	---------------	-----------	----------	-----------	---------------



#### 8.3.5.2.1 Configuration Example

The following is a step by step programming example to configure the ADC3664 to complex decimation by 8 with 1-wire SLVDS and 16-bit output.

- 1. 0x07 (address) 0x6C (load bit mapper configuration for 16-bit output with 1-wire SLVDS)
- 2. 0x13 0x01, wait 1 ms, 0x13 0x00 (load e-fuse)
- 3. 0x19 0x80 (configure FCLK)
- 4. 0x1B 0x88 (select 16-bit output resolution)
- 5. 0x20 0xFF, 0x21 0xFF, 0x22 0x0F (configure FCLK pattern)
- 6. 0x24 0x06 (enable decimation filter)
- 7. 0x25 0x30 (configure complex decimation by 8)
- 8. 0x2A/B/C/D and 0x31/32/33/34 (program NCO frequency)
- 9. 0x27/0x2E 0x08 (configure Q-delay register bit)
- 10. 0x26 0xAA, 0x26 0x88 (set digital mixer gain to 6-dB and toggle the mixer update)

#### 8.3.5.3 Output Data Format

The output data can be configured to two's complement (default) or offset binary formatting using SPI register writes (register 0x8F and 0x92).  $\gtrsim 8-7$  provides an overview for minimum and maximum output codes for the two formatting options. The actual output resolution is set by the output bit mapper.

#### 表 8-7. Overview of minimum and maximum output codes vs output resolution for different formatting

	Two's Comple	ment (default)	Offset Binary		
RESOLUTION (BIT)	14	16	14	16	
V <sub>IN,MAX</sub>	0x1FFF	0x7FFF	0x3FFF	0xFFFF	
0	0x0	000	0x2000 0x8000		
V <sub>IN,MIN</sub>	0x2000	0x8000	0x0000		

#### 8.3.6 Test Pattern

In order to enable in-circuit testing of the digital interface, the following test patterns are supported and enabled via SPI register writes (0x14/0x15/0x16). In decimation mode (real and complex), the test patterns replace the output data of the DDC - however channel A controls the test patterns for both channels.

- RAMP Pattern: The step size needs to be configured in the CUSTOM PAT register according to the native resolution of the ADC. When selecting a higher output resolution then the additional LSBs will still be 0 in RAMP pattern mode.
  - 00001: 18-bit output resolution
  - 00100: 16-bit output resolution
  - 10000: 14-bit output resolution
- · Custom Pattern: Configured in the CUSTOM PAT register



#### 8.4 Device Functional Modes

#### 8.4.1 Normal operation

In normal operating mode, the entire ADC full scale range gets converted to a digital output with 14-bit resolution. The output is available in as little as 1 clock cycle on the digital outputs.

#### 8.4.2 Power Down Options

A global power down mode can be enabled via SPI as well as using the power down pin (PDN/SYNC). There is an internal pull-down 21 k  $\Omega$  resistor on the PDN/SYNC input pin and the pin is active high - so the pin needs to be pulled high externally to enter global power down mode.

The SPI register map provides the capability to enable/disable individual blocks directly or via PDN pin mask in order to trade off power consumption vs wake up time as shown in  $\frac{1}{2}$  8-8.




图 8-35. Power Down Configurations

表 8-8. Ov	erview of Po	ower Down	Options
-----------	--------------	-----------	---------

Function/ Register	PDN via SPI	Mask for Global PDN	Feature - Default	Power Impact	Wake-up time	Comment
ADC	Yes	-	Enabled			Both ADC channels are included in Global PDN automatically
Reference gain amplifier	Yes	s Enabled ~ 0.4 mA ~3 u		~3 us	Should only be powered down in power down state.	
Internal 1.2V reference	Yes	Yes	External ref	~ 1-3.5 mA	~3 ms	Internal/external reference selection is available through SPI and REFBUF pin.
Clock buffer	Yes	Yes	Differential clock	~ 1 mA	n/a	Single ended clock input saves ~ 1mA compared to differential. Some programmability is available through the REFBUF pin.
Output interface drivers	Yes	-	Enabled	varies	n/a	Depending on output interface mode, unused output drivers can be powered down for maximum power savings
Decimation filter	Yes	-	Disabled	see electrical table	n/a	




## 8.5 Programming

The device is primarily configured and controlled using the serial programming interface (SPI) however it can operate in a default configuration without requiring the SPI interface. Furthermore the power down function as well as internal/external reference configuration is possible via pin control (PDN/SYNC and REFBUF pin).

**Note** The power down command (via PIN or SPI) only goes in effect with the ADC sampling clock present.

#### 8.5.1 Configuration using PINs only

The ADC voltage reference can be selected using the REFBUF pin. Even though there is an internal 100 k $\Omega$  pull-up resistor to AVDD, the REFBUF pin should be set to a voltage externally and not left floating. When using a voltage divider to set the REFBUF voltage (R1 and R2 in 🔀 8-36), resistor values < 5 k $\Omega$  should be used.



#### 图 8-36. Configuration of external voltage on REFBUF pin

42 0-3.	The bol voltage levels control voltage reference se	ection
REFBUF VOLTAGE	VOLTAGE REFERENCE OPTION	<b>CLOCKING OPTION</b>
> 1.7 V (Default)	External reference	Differential clock input
1.2 V (1.15-1.25V)	External 1.2V input on REFBUF pin using internal gain buffer	Differential clock input
0.5 - 0.7V	Internal reference	Differential clock input
< 0.1V	Internal reference	Single ended clock input

## 表 8-9. REFBUF voltage levels control voltage reference selection

#### 8.5.2 Configuration using the SPI interface

The device has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock) and SDIO (serial interface data input/output) pins. Serially shifting bits into the device is enabled when SEN is low. Serial data input are latched at every SCLK rising edge when SEN is active (low). The serial data are loaded into the register at every 24th SCLK rising edge when SEN is low. When the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24-bit words within a single active SEN pulse. The interface can function with SCLK frequencies from 12 MHz down to very low speeds (of a few hertz) and also with a non-50% SCLK duty cycle.




#### 8.5.2.1 Register Write

The internal registers can be programmed following these steps:

- 1. Drive the SEN pin low
- 2. Set the R/W bit to 0 (bit A15 of the 16-bit address) and bits A[14:12] in address field to 0.
- 3. Initiate a serial interface cycle by specifying the address of the register (A[11:0]) whose content is written and
- 4. Write the 8-bit data that are latched in on the SCLK rising edges

图 8-37 shows the timing requirements for the serial register write operation.




#### 图 8-37. Serial Register Write Timing Diagram

#### 8.5.2.2 Register Read

The device includes a mode where the contents of the internal registers can be read back using the SDIO pin. This readback mode can be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC. The procedure to read the contents of the serial registers is as follows:

- 1. Drive the SEN pin low
- 2. Set the R/W bit (A15) to 1. This setting disables any further writes to the registers. Set A[14:12] in address field to 0.
- 3. Initiate a serial interface cycle specifying the address of the register (A[11:0]) whose content must be read
- 4. The device launches the contents (D[7:0]) of the selected register on the SDIO pin on SCLK falling edge
- 5. The external controller can capture the contents on the SCLK rising edge



#### 图 8-38. Serial Register Read Timing Diagram



## 8.6 Register Maps

REGISTER		表 8-10. Register Map Summary REGISTER DATA								
ADDRESS		1	1			1	1			
A[11:0]	D7	D6	D5	D4	D3	D2	D1	D0		
0x00	0	0	0	0	0	0	0	RESET		
0x07		OP IF MAPPEF	2	0	OP IF EN		OP IF SEL			
0x08	0	0	PDN CLKBUF	PDN REFAMP	0	PDN A	PDN B	PDN GLOBAL		
0x09	0	0	PDN FCLKOUT	PDN DCLKOUT	PDN DA1	PDN DA0	PDN DB1	PDN DB0		
0x0D	0	0	0	0	MASK CLKBUF	MASK REFAMP	MASK BG DIS	0		
0x0E	SYNC PIN EN	SPI SYNC	SPI SYNC EN	0	REF CTRL	REF	SEL	SE CLK EN		
0x11	0	0	SE A	SE B	0	0	0	0		
0x13	0	0	0	0	0	0	0	E-FUSE LD		
0x14	CUSTOM PAT [7:0]									
0x15	CUSTOM PAT [15:8]									
0x16		CUSTOM I	PAT [17:16]							
0x19	FCLK SRC	0	0	FCLK DIV	0	0	0	TOG FCLK		
0x1A	0	LVDS ½ SWING	0	0	0	0	0	0		
0x1B	MAPPER EN 20B EN BIT MAPPER RES 0						0	0		
0x1E	0 0 0 0 LVDS DATA DEL						LVDS DO	CLK DEL		
0x20		L.	l	FCLK P	AT [7:0]		L			
0x21				FCLK P/	AT [15:8]					
0x22	0	0	0	0		FCLK PA	T [19:16]			
0x24	0	0	CH AVG EN	DDC	MUX	DIG BYP	DDC EN	0		
0x25	DDC MUX EN		DECIMATION	1	REAL OUT	0	0	MIX PHASE		
0x26	MIX G	GAIN A	MIX RES A	FS/4 MIX A	MIX G	GAIN B	MIX RES B	FS/4 MIX B		
0x27	0	0	0	OP ORDER A	Q-DEL A	FS/4 MIX PH A	0	0		
0x2A			I	NCO /	A [7:0]	l	I			
0x2B				NCO A	(15:8]					
0x2C				NCO A	[23:16]					
0x2D		NCO A [31:24]								
0x2E	0     0     0     OP ORDER B     Q-DEL B     FS/4 MIX PH B     0     0							0		
0x31				NCO I	B [7:0]					
0x32				NCO E	3 [15:8]					
0x33				NCO B	[23:16]					
0x34					[31:24]					
0x8F	0	0	0	0	0	0	FORMAT A	0		
0x92	0	0	0	0	0	0	FORMAT B	0		

#### 表 8-10. Register Map Summary



## 8.6.1 Detailed Register Description

	图 8-39. Register 0x00									
7 6 5 4 3 2 1										
0	0	0	0	0	0	0	RESET			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			

## 表 8-11. Register 0x00 Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	R/W	0	Must write 0
0	RESET	R/W	0	This bit resets all internal registers to the default values and self clears to 0.

#### 图 8-40. Register 0x07

				<u> </u>			
7	6	5	4	3	2	0	
	OP IF MAPPER		0	OP IF EN		OP IF SEL	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

R 0-12. Register 0.07 Field Descriptions										
Bit	Field	Туре	Reset	Description						
7-5	OP IF MAPPER	R/W	000	Output interface mapper. This register contains the proper output interface bit mapping for the different interfaces. The interface bit mapping is internally loaded from e-fuses and also requires a fuse load command to go into effect (0x13, D0). Register 0x07 along with the E-Fuse Load (0x13, D0) needs to be loaded first in the programming sequence since the E-Fuse load resets the SPI writes. After initial reset the default output interface variant is loaded automatically from fuse internally. However when reading back this register reads 000 until a value is written using SPI. 001: 2-wire, 18 and 14-bit 010: 2-wire, 16-bit 011: 1-wire 100: 0.5-wire others: not used						
4	0	R/W	0	Must write 0						
3	OP IF EN	R/W	0	Enables changing the default output interface mode (D2-D0).						
2-0	OP IF SEL	R/W	000	Selection of the output interface mode. OP IF EN (D3) needs to be enabled also. After initial reset the default output interface is loaded automatically from fuse internally. However when reading back this register reads 000 until a value is written using SPI. 011: 2-wire 100: 1-wire 101: 0.5-wire others: not used						

#### 表 8-12. Register 0x07 Field Descriptions

ADC3664 ZHCSMZ6 - DECEMBER 2020



#### 图 8-41. Register 0x08

7	6	5	4	3	2	1	0
0	0	PDN CLKBUF	PDN REFAMP	0	PDN A	PDN B	PDN GLOBAL
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

## 表 8-13. Register 0x08 Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	0	R/W	0	Must write 0
5	PDN CLKBUF	R/W	0	Powers down sampling clock buffer 0: Clock buffer enabled 1: Clock buffer powered down
4	PDN REFAMP	R/W	0	Powers down internal reference gain amplifier 0: REFAMP enabled 1: REFAMP powered down
3	0	R/W	0	Must write 0
2	PDN A	R/W	0	Powers down ADC channel A 0: ADC channel A enabled 1: ADC channel A powered down
1	PDN B	R/W	0	Powers down ADC channel B 0: ADC channel B enabled 1: ADC channel B powered down
0	PDN GLOBAL	R/W	0	<ul> <li>Global power down via SPI</li> <li>0: Global power disabled</li> <li>1: Global power down enabled. Power down mask (register 0x0D) determines which internal blocks are powered down.</li> </ul>

## 图 8-42. Register 0x09

7	6	5	4	3	2	1	0
0	0	PDN FCLKOUT	PDN DCLKOUT	PDN DA0	PDN DA1	PDN DB0	PDN DB1
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

Bit	Field	Туре	Reset	Description			
7-6	0	R/W	0	Must write 0			
5	PDN FCLKOUT	R/W	0	Powers down frame clock (FCLK) LVDS output buffer 0: FCLK output buffer enabled 1: FCLK output buffer powered down			
4	PDN DCLKOUT	R/W	0	Powers down DCLK LVDS output buffer 0: DCLK output buffer enabled 1: DCLK output buffer powered down			
3	PDN DA1	R/W	0	Powers down LVDS output buffer for channel A, lane 1. powered down automatically in 1-wire and 1/2-wire mod 0: DA1 LVDS output buffer enabled 1: DA1 LVDS output buffer powered down			
2	PDN DA0	R/W	0	Powers down LVDS output buffer for channel A, lane 0. 0: DA0 LVDS output buffer enabled 1: DA0 LVDS output buffer powered down			
1	PDN DB1	R/W	0	Powers down LVDS output buffer for channel B, lane 1. NOT powered down automatically in 1-wire and 1/2-wire mode. 0: DB1 LVDS output buffer enabled 1: DB1 LVDS output buffer powered down			
0	PDN DB0	R/W	0	Powers down LVDS output buffer for channel B, lane 0. NOT powered down automatically in 1/2-wire mode. 0: DB0 LVDS output buffer enabled 1: DB0 LVDS output buffer powered down			



图 8-43. Register 0x0D (PDN GLOBAL MASK)											
7	6	5	4	3	2	1	0				
0	0	0	0	MASK CLKBUF	MASK REFAMP	MASK BG DIS	0				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				

## 表 8-15. Register 0x0D Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	0	R/W	0	Must write 0
3	MASK CLKBUF	R/W	0	Global power down mask control for sampling clock input buffer. 0: Clock buffer will get powered down when global power down is exercised. 1: Clock buffer will NOT get powered down when global power down is exercised.
2	MASK REFAMP	R/W	0	Global power down mask control for reference amplifier. 0: Reference amplifier will get powered down when global power down is exercised. 1: Reference amplifier will NOT get powered down when global power down is exercised.
1	MASK BG DIS	R/W	0	Global power down mask control for internal 1.2V bandgap voltage reference. Setting this bit reduces power consumption in global power down mode but increases the wake up time. See the power down option overview. 0: Internal 1.2V bandgap voltage reference will NOT get powered down when global power down is exercised. 1: Internal 1.2V bandgap voltage reference will get powered down when global power down is exercised.
0	0	R/W	0	Must write 0

ADC3664 ZHCSMZ6 - DECEMBER 2020



#### 图 8-44. Register 0x0E

	7	6	5	4	3	2	1	0
S	SYNC PIN EN	SPI SYNC	SPI SYNC EN	0	REF CTL	REF	SEL	SE CLK EN
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

## 表 8-16. Register 0x0E Field Descriptions

Bit	Field	Туре	Reset	Description
7	SYNC PIN EN	R/W	0	<ul> <li>This bit controls the functionality of the SYNC/PDN pin.</li> <li>0: SYNC/PDN pin exercises global power down mode when pin is pulled high.</li> <li>1: SYNC/PDN pin issues the SYNC command when pin is pulled high.</li> </ul>
6	SPI SYNC	R/W	0	Toggling this bit issues the SYNC command using the SPI register write. SYNC using SPI must be enabled as well (D5). This bit doesn't self reset to 0. 0: Normal operation 1: SYNC command issued.
5	SPI SYNC EN	R/W	0	This bit enables synchronization using SPI instead of the SYNC/PDN pin. 0: Synchronization using SPI register bit disabled. 1: Synchronization using SPI register bit enabled.
4	0	R/W	0	Must write 0
3	REF CTL	R/W	0	This bit determines if the REFBUF pin controls the voltage reference selection or the SPI register (D2-D1). 0: The REFBUF pin selects the voltage reference option. 1: Voltage reference is selected using SPI (D2-D1) and single ended clock using D0.
2-1	REF SEL	R/W	00	Selects of the voltage reference option. REF CTRL (D3) must be set to 1. 00: Internal reference 01: External voltage reference (1.2V) using internal reference buffer (REFBUF) 10: External voltage reference 11: not used
0	SE CLK EN	R/W	0	Selects single ended clock input and powers down the differential sampling clock input buffer. REF CRTL (D3) must be set to 1. 0: Differential clock input 1: Single ended clock input

#### 图 8-45. Register 0x11

				0			
7	6	5	4	3	2	1	0
0	0	SE A	SE B	0	0	0	0
R/W-0							

#### 表 8-17. Register 0x11 Field Descriptions

Bit	Field	Туре	Reset	Description							
7-6	0	R/W	0	Must write 0							
5	SE A	R/W	0	This bit enables single ended analog input, channel A. In this mode the SNR is reduced by 3-dB. 0: Differential input 1: Single ended input							
4	SE B	R/W	0	This bit enables single ended analog input, channel B. In this mode the SNR is reduced by 3-dB. 0: Differential input 1: Single ended input							
3-0	0	R/W	0	Must write 0							



#### 图 8-46. Register 0x13

				•			
7	6	5	4	3	2	1	0
0	0	0	0	0	0		E-FUSE LD
R/W-0							

## 表 8-18. Register 0x13 Field Descriptions

Bit	Field	Туре	Reset	Description
7-1	0	R/W	0	Must write 0
0	E-FUSE LD	R/W     0     Must write 0       R/W     0     This register bit loads the internal bit mapping for interfaces. After setting the interface in register 0	0: E-FUSE LOAD set	

#### 图 8-47. Register 0x14/15/16

7	7 6 5		4	3	2	1	0			
CUSTOM PAT [7:0]										
	CUSTOM PAT [15:8]									
	TEST PAT B TEST PAT A CUSTOM PAT [17:16]									
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0										

## 表 8-19. Register 0x14/15/16 Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CUSTOM PAT [17:0]	R/W	0000000	<ul> <li>This register is used for two purposes:</li> <li>It sets the constant custom pattern starting from MSB</li> <li>It sets the RAMP pattern increment step size.</li> <li>00001: Ramp pattern for 18-bit ADC</li> <li>00100: Ramp pattern for 16-bit ADC</li> <li>10000: Ramp pattern for 14-bit ADC</li> </ul>
7-5	TEST PAT B	R/W	000	Enables test pattern output mode for channel B (NOTE: The test pattern is set prior to the bit mapper and is based on native resolution of the ADC starting from the MSB). These work in either output format. 000: Normal output mode (test pattern output disabled)
				010: Ramp pattern: need to set proper increment using CUSTOM PAT register 011: Constant Pattern using CUSTOM PAT [17:0] in register 0x14/15/16. others: not used
4-2	TEST PAT A	R/W	000	Enables test pattern output mode for channel A (NOTE: The test pattern is set prior to the bit mapper and is based on native resolution of the ADC starting from the MSB). These work in either output format.
				000: Normal output mode (test pattern output disabled) 010: Ramp pattern: need to set proper increment using CUSTOM PAT register 011: Constant Pattern using CUSTOM PAT [17:0] in register 0x14/15/16. others: not used

ADC3664 ZHCSMZ6 - DECEMBER 2020



#### 图 8-48. Register 0x19

			<b>—</b> • • • • • • • •	3			
7	6	5	4	3	2	1	0
FCLK SRC	0	0	FCLK DIV	0	0	0	TOG FCLK
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

## 表 8-20. Register 0x19 Field Descriptions

Bit	Field	Туре	Reset	Description
7	FCLK SRC	R/W	0	User has to select if FCLK signal comes from ADC or from DDC block. Here real decimation is treated same as bypass mode 0: FCLK generated from ADC. FCLK SRC set to 0 for DDC bypass, real decimation mode and 1/2-w complex decimation mode. 1: FCLK generated from DDC block. In complex decimation mode only this bit needs to be set for 2-w and 1-w output interface mode but NOT for 1/2-w mode.
6-5	0	R/W	0	Must write 0
4	FCLK DIV	R/W	0	<ul> <li>This bit needs to be set to 1 for 2-w output mode in bypass mode only (non decimation).</li> <li>0: All output interface modes except 2-w bypass mode</li> <li>1: 2-w output interface mode.</li> </ul>
3-1	0	R/W	0	Must write 0
0	TOG FCLK	R/W	0	<ul> <li>This bit adjusts the FCLK signal appropriately for 1/2-wire mode where FCLK is stretched to cover channel A and channel B.</li> <li>This bit ONLY needs to be set in 1/2-wire mode with complex decimation mode.</li> <li>0: all other modes.</li> <li>1: FCLK for 1/2-wire complex decimation mode.</li> </ul>

## 表 8-21. Configuration of FCLK SRC and FCLK DIV Register Bits vs Serial Interface

BYPASS/DECIMATION	SERIAL INTERFACE	FCLK SRC	FCLK DIV	TOG FCLK
	2-wire	0	1	0
Decimation Bypass/ Real Decimation	1-wire	0	0	0
	1/2-wire	0	0	0
	2-wire	1	0	0
Complex Decimation	1-wire	1	0	0
	1/2-wire	0	0	1



#### 图 8-49. Register 0x1A

7	6	5	4	3	2	1	0
0	LVDS ½ SWING	0	0	0	0	0	0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

#### 表 8-22. Register 0x1A Field Descriptions

Bit	Field	Туре	Reset	Description
7	0	R/W	0	Must write 0
6	LVDS 1/2 SWING	R/W	0	This bit reduces the LVDS output current from 3.5mA to 1.75mA which reduces power consumption.
5-0	0	R/W	0	Must write 0

#### 图 8-50. Register 0x1B

_					5			
	7	6	5	4	3	2	1	0
	MAPPER EN	20B EN	E	BIT MAPPER RES	3	0	0	0
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

#### 表 8-23. Register 0x1B Field Descriptions

Bit	Field	Туре	Reset	Description
7	MAPPER EN	R/W	0	This bit enables changing the resolution of the output (including output serialization factor) in bypass mode only. This bit is not needed for 20-bit resolution output. 0: Output bit mapper disabled. 1: Output bit mapper enabled.
6	20B EN	R/W	0	This bit enables 20-bit output resolution which can be useful for very high decimation settings so that quantization noise doesn't impact the ADC performance. 0: 20-bit output resolution disabled. 1: 20-bit output resolution enabled.
5-3	BIT MAPPER RES	R/W	000	Sets the output resolution using the bit mapper. MAPPER EN bit (D6) needs to be enabled when operating in bypass mode 000: 18 bit 001: 16 bit 010: 14 bit all others, n/a
2-0	0	R/W	0	Must write 0

#### 表 8-24. Register Settings for Output Bit Mapper vs Operating Mode

BYPASS/DECIMATION	OUTPUT RESOLUTION	MAPPER EN (D7)	BIT MAPPER RES (D5-D3)
Decimation Bypass	Resolution Change	1	000: 18-bit
Real Decimation	Possilution Change (default 19 bit)	0	001: 16-bit
Complex Decimation	Resolution Change (default 18-bit)	0	010: 14-bit

#### 图 8-51. Register 0x1E

7	6	5	4	3 2		1	0
0	0	0	0	LVDS D/	ATA DEL	LVDS DO	CLK DEL
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

#### 表 8-25. Register 0x1E Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	0	R/W	0	Must write 0



#### 表 8-25. Register 0x1E Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
3-2	LVDS DATA DEL	R/W	00	These bits adjust the output timing of the SLVDS output data. 00: no delay 01: Data advanced by 50 ps 10: Data delayed by 50 ps 11: Data delayed by 100 ps
1-0	LVDS DCLK DEL	R/W	00	These bits adjust the output timing of the SLVDS DCLK output. 00: no delay 01: DCLK advanced by 50 ps 10: DCLK delayed by 50 ps 11: DCLK delayed by 100 ps

#### 图 8-52. Register 0x20/21/22

7	6	5	4	3	2	1	0			
FCLK PAT [7:0]										
FCLK PAT [15:8]										
0	0	0	0	FCLK PAT [19:16]						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			R/W-0			

#### 表 8-26. Register 0x20/21/22 Field Descriptions

	• •			
Bit	Field	Туре	Reset	Description
7-0	FCLK PAT [19:0]	R/W		These bits can adjust the duty cycle of the FCLK. In decimation bypass mode the FCLK pattern gets adjusted automatically for the different output resolutions. $\overline{\mathcal{R}}$ 8-27 shows the proper FCLK pattern values for 1-wire and 1/2-wire in real/complex decimation.

#### 表 8-27. FCLK Pattern for different resolution based on interface

DECIMATION	OUTPUT RESOLUTION	2-WIRE	1-WIRE	1/2-WIRE	
	14-bit		0xFE000		
REAL DECIMATION	16-bit		0xFF000	Use Default	
REAL DECIVIATION	18-bit		0xFF800	USE Delault	
	20-bit	Use Default	0xFFC00		
	14-bit				
COMPLEX	16-bit		0xFFFFF	OVEEEE	
DECIMATION	18-bit		VXFFFF	0xFFFFF	
	20-bit				




#### 图 8-53. Register 0x24

7	6	5	4	3	2	1	0
0	0	CH AVG EN	DDC MUX		DIG BYP	DDC EN	0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

#### 表 8-28. Register 0x24 Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	0	R/W	0	Must write 0
5	CH AVG EN	R/W	0	Averages the output of ADC channel A and channel B together. The DDC MUX has to be enabled and set to '11'. The decimation filter needs to be enabled and set to bypass (fullrate output) or decimation and DIG BYP set to 1. 0: Channel averaging feature disabled 1: Output of channel A and channel B are averaged: (A+B)/2.
4-3	DDC MUX	R/W	0	Configures DDC MUX in front of the decimation filter. 00: ADC channel A connected to DDC A; ADC Channel B connected to DDC B 01: ADC channel A connected to DDC A and DDC B. 10: ADC channel B connected to DDC A and DDC B. 11: Output of ADC averaging block (see CH AVG EN) given to DDC A and DDC B.
2	DIG BYP	R/W	0	This bit needs to be set to enable digital features block which includes decimation. 0: Digital feature block bypassed - lowest latency 1: Data path includes digital features
1	DDC EN	R/W	0	Enables internal decimation filter for both channels 0: DDC disabled. 1: DDC enabled.
0	0	R/W	0	Must write 0





ADC3664 ZHCSMZ6 - DECEMBER 2020



图 8-55. Register 0x25											
7	6	5	4	3	2	1	0				
DDC MUX EN		DECIMATION		REAL OUT	0	0	MIX PHASE				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				

\_

Bit	Field	Туре	Reset	Description
7	DDC MUX EN	R/W	0	Enables the digital mux between ADCs and decimation filters. This bit is required for DDC mux settings in register 0x24 (D4, D3) to go into effect. 0: DDC mux disabled 1: DDC mux enabled
6-4	DECIMATION	R/W	000	Complex decimation setting. This applies to both channels. 000: Bypass mode (no decimation) 001: Decimation by 2 010: Decimation by 4 011: Decimation by 8 100: Decimation by 16 101: Decimation by 32 others: not used
3	REAL OUT	R/W	0	This bit selects real output decimation. This mode applies to both channels. In this mode, the decimation filter is a low pass filter and no complex mixing is performed to reduce power consumption. For maximum power savings the NCO in this case should be set to 0. 0: Complex decimation 1: Real decimation
2-1	0	R/W	0	Must write 0
0	MIX PHASE	R/W	0	This bit used to invert the NCO phase 0: NCO phase as is. 1: NCO phase inverted.

## 图 8-56. Register 0x26

7	6	5	4	3 2		1	0
MIX G	MIX GAIN A		FS/4 MIX A	MIX G	AIN B	MIX RES B	FS/4 MIX B
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

#### 表 8-30. Register 0x26 Field Descriptions

Bit	Field	Туре	Reset	Description
7-6	MIX GAIN A	R/W	00	This bit applies a 0, 3 or 6-dB digital gain to the output of digital mixer to compensate for the mixing loss for channel A. 00: no digital gain added 01: 3-dB digital gain added 10: 6-dB digital gain added 11: not used
5	MIX RES A	R/W	0	Toggling this bit resets the NCO phase of channel A and loads the new NCO frequency. This bit does not self reset.
4	FS/4 MIX A	R/W	0	Enables FS/4 mixing for DDC A (complex decimation only). 0: FS/4 mixing disabled. 1: FS/4 mixing enabled.
3-2	MIX GAIN B	R/W	00	This bit applies a 0, 3 or 6-dB digital gain to the output of digital mixer to compensate for the mixing loss for channel B. 00: no digital gain added 01: 3-dB digital gain added 10: 6-dB digital gain added 11: not used
1	MIX RES B	R/W	0	Toggling this bit resets the NCO phase of channel B and loads the new NCO frequency. This bit does not self reset.



.

表 8-30. Register 0x26 Field Descriptions (continued)									
Bit	Field	Туре	Reset	Description					
0	FS/4 MIX B	R/W	0	Enables FS/4 mixing for DDC B (complex decimation only). 0: FS/4 mixing disabled. 1: FS/4 mixing enabled.					

图 8-57. Register 0x27											
7	6	5	4	3	2	1	0				
0	0	0	OP ORDER A	Q-DEL A	FS/4 MIX PH A	0	0				
			DDC OFFS	SET A [9:2]							
0		DDC OFFSET A [16:10]									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				

#### 表 8-31. Register 0x27 Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	0	R/W	0	Must write 0
4	OP ORDER A	R/W	0	Swaps the I and Q output order for channel A 0: Output order is I[n], Q[n] 1: Output order is swapped: Q[n], I[n]
3	Q-DEL A	R/W	0	This delays the Q-sample output of channel A by one. 0: Output order is I[n], Q[n] 1: Q-sample is delayed by 1 sample: I[n], Q[n+1], I[n+1], Q[n+2]
2	FS/4 MIX PH A	R/W	0	Inverts the mixer phase for channel A when using FS/4 mixer 0: Mixer phase is non-inverted 1: Mixer phase is inverted
1-0	0	R/W	0	Must write 0

#### 图 8-58. Register 0x2A/B/C/D

7	6	5	4	3	2	1	0			
	NCO A [7:0]									
	NCO A [15:8]									
			NCO A	[23:16]						
	NCO A [31:24]									
R/W-0	R/W-0	R/W-0	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0							

#### 表 8-32. Register 0x2A/2B/2C/2D Field Descriptions

В	Bit	Field	Туре	Reset	Description
7	-0	NCO A [31:0]	R/W	-	Sets the 32 bit NCO value for decimation filter channel A. The NCO value is $f_{NCO} \times 2^{32}$ /FS In real decimation mode these registers are automatically set to 0.

ADC3664 ZHCSMZ6 - DECEMBER 2020



#### 图 8-59. Register 0x2E/2F/30

		F			-		
7	6	5	4	3	2	1	0
0	0	0	OP ORDER B	Q-DEL B	FS/4 MIX PH B	0	0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

## 表 8-33. Register 0x2E/2F/30 Field Descriptions

Bit	Field	Туре	Reset	Description
7-5	0	R/W	0	Must write 0
4	OP ORDER B	R/W	0	Swaps the I and Q output order for channel B 0: Output order is I[n], Q[n] 1: Output order is swapped: Q[n], I[n]
3	Q-DEL B	R/W	0	This delays the Q-sample output of channel B by one. 0: Output order is I[n], Q[n] 1: Q-sample is delayed by 1 sample: I[n], Q[n+1], I[n+1], Q[n+2]
2	FS/4 MIX PH B	R/W	0	Inverts the mixer phase for channel B when using FS/4 mixer 0: Mixer phase is non-inverted 1: Mixer phase is inverted
1-0	0	R/W	0	Must write 0

## 图 8-60. Register 0x31/32/33/34

7	6	5	4	3	2	1	0				
	NCO B [7:0]										
	NCO B [15:8]										
			NCO B	[23:16]							
	NCO B [31:24]										
R/W-0	R/W-0	R/W-0	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0								

## 表 8-34. Register 0x31/32/33/34 Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	NCO B [31:0]	R/W		Sets the 32 bit NCO value for decimation filter channel B. The NCO value is $f_{NCO} \times 2^{32}$ /FS In real decimation mode these registers are automatically set to 0.



#### 图 8-61. Register 0x8F

7	6	5	4	3	2	1	0
0	0	0	0	0	0	FORMAT A	0
R/W-0	R/W-0						

## 表 8-35. Register 0x8F Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	R/W	0	Must write 0
1	FORMAT A	R/W	0	This bit sets the output data format for channel A. 0: 2s complement 1: Offset binary
0	0	R/W	0	Must write 0

#### 图 8-62. Register 0x92

7	6	5	4	3	2	1	0
0	0	0	0	0	0	FORMAT B	0
R/W-0	R/W-0						

#### 表 8-36. Register 0x92 Field Descriptions

Bit	Field	Туре	Reset	Description
7-2	0	R/W	0	Must write 0
1	FORMAT B	R/W		This bit sets the output data format for channel B. 0: 2s complement 1: Offset binary
0	0	R/W	0	Must write 0




## **9** Application Information Disclaimer

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Typical Application

A spectrum analyzer is a typical frequency domain application for the ADC3664 and its front end circuitry is very similar to several other systems such as software defined radio (SDR), sonar, radar or communications. Some applications require frequency coverage including DC or near DC (e.g. sonar) so it's included in this example.



#### 图 9-1. Typical configuration for a spectrum analyzer with DC support

#### 9.1.1 Design Requirements

Frequency domain applications cover a wide range of frequencies from low input frequencies at or near DC in the 1st Nyquist zone to undersampling in higher Nyquist zones. If very low input frequency is supported then the input has to be DC coupled and the ADC driven by a fully differential amplifier (FDA). If low frequency support is not needed then AC coupling and use of a balun may be more suitable.

The internal reference is used since DC precision is not needed. However the ADC AC performance is highly dependent on the quality of the external clock source. If in-band interferers can be present then the ADC SFDR performance will be a key care about as well. A higher ADC sampling rate is desirable in order to relax the external anti-aliasing filter – an internal decimation filter can be used to reduce the digital output rate afterwards.

FEATURE	DESCRIPTION
Signal Bandwidth	DC to 30 MHz
Input Driver	Single ended to differential signal conversion and DC coupling

#### 表 9-1. Design key care-abouts

表 9-1. Design key care-abouts (continued)					
FEATURE DESCRIPTION					
Clock Source	External clock with low jitter				

When designing the amplifier/filter driving circuit, the ADC input full-scale voltage needs to be taken into consideration. For example, the ADC3664 input full-scale is 3.2Vpp. When factoring in  $\sim$  1 dB for insertion loss of the filter, then the amplifier needs to deliver close to 3.6Vpp. The amplifier distortion performance will degrade with a larger output swing and considering the ADC common mode input voltage the amplifier may not be able to deliver the full swing. The ADC3664 provides an output common mode voltage of 0.95V and the THS4541 for example can only swing within 250 mV of its negative supply. A unipolar 3.3 V amplifier power supply will thus limit the maximum voltage swing to  $\sim$  2.8Vpp. Hence if a larger output swing is required (factoring in filter insertion loss) then a negative supply for the amplifier is needed in order to eliminate that limitation. Additionally input voltage protection diodes may be needed to protect the ADC from over-voltage events.

#### 表 9-2. Output voltage swing of THS4541 vs power supply

DEVICE	MIN OUTPUT VOLTAGE	MAX SWING WITH 3.3 V/ 0 V SUPPLY	MAX SWING WITH 3.3 V/ -1.0 V SUPPLY
THS4541	VS- + 250 mV	2.8 Vpp	6.8 Vpp

#### 9.1.2 Detailed Design Procedure

#### 9.1.2.1 Input Signal Path

The THS4541 provides a very good low power option to drive the ADC inputs. 表 9-3

provides an overview of the THS4541 with power consumption and usable frequency.

#### 表 9-3. Fully Differential Amplifier Options

DEVICE	CURRENT (IQ) PER CHANNEL	USABLE FREQUENCY RANGE
THS4541	10 mA	< 70 MHz

The low pass filter design (topology, filter order) is driven by the application itself. However, when designing the low pass filter, the optimum load impedance for the amplifier should be taken into consideration as well. Between the low pass filter and the ADC input the sampling glitch filter needs to added as well as shown in  $\ddagger 8.3.1.2.1$ . In this example the DC - 30 MHz glitch filter is selected.

#### 9.1.2.2 Sampling Clock

Applications operating with low input frequencies (such as DC to 30 MHz) typically are less sensitive to performance degradation due to clock jitter. The internal ADC aperture jitter improves with faster rise and fall times (i.e. square wave vs sine wave). 表 9-4 provides an overview of the estimated SNR performance of the ADC3664 based on different amounts of jitter of the external clock source. The SNR is estimated based on ADC3664 thermal noise of 77.5 dBFS and input signal at -1dBFS.

#### 表 9-4. ADC SNR performance across vs input frequency for different amounts of external clock jitter

INPUT FREQUENCY	T <sub>J,EXT</sub> = 100 fs	T <sub>J,EXT</sub> = 250 fs	T <sub>J,EXT</sub> = 500 fs	T <sub>J,EXT</sub> = 1 ps
10 MHz	77.4	77.4	77.3	76.8
20 MHz	77.3	77.2	76.7	75.1
30 MHz	77.1	76.8	75.8	73.2

Termination of the clock input should be considered for long clock traces.


#### 9.1.2.3 Voltage Reference

The ADC3664 is configured to internal reference operation by applying 0.6 V to the REFBUF pin.



#### 9.1.3 Application Curves

The following FFT plots show the performance of THS4541 driving the ADC3664 operated at 125 MSPS with a full-scale input at -1 dBFS with input frequencies at 5, 10 and 20 MHz.





## 9.2 Initialization Set Up

After power-up, the internal registers must be initialized to their default values through a hardware reset by applying a high pulse on the RESET pin, as shown in  $\boxed{8}$  9-6.

- 1. Apply AVDD and IOVDD (no specific sequence required). After AVDD is applied the internal bandgap reference will power up and settle out in ~ 2ms.
- 2. Configure REFBUF pin (pull high or low even if configured via SPI later on) and apply the sampling clock.
- 3. Apply hardware reset. After hardware reset is released, the default registers are loaded from internal fuses and the internal power up capacitor calibration is initiated. The calibration takes approximately 200000 clock cycles.
- 4. Begin programming using SPI interface.




图 9-6. Initialization of serial registers after power up

#### 表 9-5. Power-up timing

		MIN	TYP	MAX	UNIT
t <sub>1</sub>	Power-on delay: delay from power up to logic level of REFBUF pin	2			ms
t <sub>2</sub>	Delay from REFBUF pin logic level to RESET rising edge	100			ns
t <sub>4</sub>	RESET pulse width	1			us
t <sub>5</sub>	Delay from RESET disable to SEN active	~ 200000			clock cycles

#### 9.2.1 Register Initialization During Operation

If required, the serial interface registers can be cleared and reset to default settings during operation either:

- through a hardware reset or
- by applying a software reset. When using the serial interface, set the RESET bit (D0 in register address 0x00) high. This setting initializes the internal registers to the default values and then self-resets the RESET bit low. In this case, the RESET pin is kept low.

After hardware or software reset the wait time is also ~ 200000 clock cycles before the SPI registers can be programmed.



## **10 Power Supply Recommendations**

The ADC3664 requires two different power-supplies. The AVDD rail provides power for the internal analog circuits and the ADC itself while the IOVDD rail powers the digital interface and the internal digital circuits like decimation filter or output interface mapper. Power sequencing is not required.

The AVDD power supply must be low noise in order to achieve data sheet performance. In applications operating near DC, the 1/f noise contribution of the power supply needs to be considered as well. The ADC is designed for very good PSRR which aides with the power supply filter design.




图 10-1. Power supply rejection ratio (PSRR) vs frequency

There are two recommended power-supply architectures:

- 1. 1. Step down using high-efficiency switching converters, followed by a second stage of regulation using a low noise LDO to provide switching noise reduction and improved voltage accuracy.
- 2. 2. Directly step down the final ADC supply voltage using high-efficiency switching converters. This approach provides the best efficiency, but care must be taken to ensure switching noise is minimized to prevent degraded ADC performance.

TI WEBENCH® Power Designer can be used to select and design the individual power-supply elements needed: see the WEBENCH® Power Designer


Recommended switching regulators for the first stage include the TPS62821, and similar devices.


Recommended low dropout (LDO) linear regulators include the TPS7A4701, TPS7A90, LP5901, and similar devices.

For the switch regulator only approach, the ripple filter must be designed with a notch frequency that aligns with the switching ripple frequency of the DC/DC converter. Note the switching frequency reported from WEBENCH® and design the EMI filter and capacitor combination to have the notch frequency centered as needed.  $\boxtimes$  10-2 and  $\boxtimes$  10-3 illustrate the two approaches.

AVDD and IOVDD supply voltages should not be shared in order to prevent digital switching noise from coupling into the analog signal chain.







#### 图 10-3. Example Switcher-Only Approach



## 11 Layout

## **11.1 Layout Guidelines**

There are several critical signals which require specific care during board design:

- 1. Analog input and clock signals
  - Traces should be as short as possible and vias should be avoided where possible to minimize impedance discontinuities.
  - Traces should be routed using loosely coupled 100-Ω differential traces.
  - Differential trace lengths should be matched as close as possible to minimize phase imbalance and HD2 degradation.
- 2. Digital output interface
  - Traces should be routed using tightly coupled 100- $\Omega$  differential traces.
- 3. Voltage reference
  - The bypass capacitor should be placed as close to the device pins as possible and connected between VREF and REFGND - on top layer avoiding vias.
  - Depending on configuration an additional bypass capacitor between REFBUF and REFGND may be recommended and should also be placed as close to pins as possible on top layer.
- 4. Power and ground connections
  - Provide low resistance connection paths to all power and ground pins.
  - Use power and ground planes instead of traces.
  - Avoid narrow, isolated paths which increase the connection resistance.
  - Use a signal/ground/power circuit board stackup to maximize coupling between the ground and power plane.

#### 11.2 Layout Example

The following screen shot shows the top layer of the ADC366x EVM.

- · Signal and clock inputs are routed as differential signals on the top layer avoiding vias.
- SLVDS output interface lanes are routed differential and length matched
- · Bypass caps are close to the VREF pin on the top layer avoiding vias.




图 11-1. Layout example: top layer of ADC366x EVM



## 12 Device and Documentation Support

#### 12.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.2 支持资源

**TI E2E<sup>™</sup>** 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 12.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

## 12.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 12.5 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。

#### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



30-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADC3664IRSBR	ACTIVE	WQFN	RSB	40	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	AZ3664	Samples
ADC3664IRSBT	ACTIVE	WQFN	RSB	40	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	AZ3664	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

30-Dec-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADC3664IRSBR	WQFN	RSB	40	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
ADC3664IRSBT	WQFN	RSB	40	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

30-Dec-2020



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADC3664IRSBR	WQFN	RSB	40	3000	350.0	350.0	43.0
ADC3664IRSBT	WQFN	RSB	40	250	210.0	185.0	35.0

# **RSB 40**

5 x 5 mm, 0.4 mm pitch

# **GENERIC PACKAGE VIEW**

# WQFN - 0.8 mm max height PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4207182/D


# **RSB0040E**



# **PACKAGE OUTLINE**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RSB0040E**

# **EXAMPLE BOARD LAYOUT**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RSB0040E**

# **EXAMPLE STENCIL DESIGN**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可 将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知 识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https:www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款 的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司