



10-BIT, 2 ANALOG INPUT, 8 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER

FEATURES

- Simultaneous Sampling of Two Single-Ended Signals or One Differential Signals or Combination of Both
- Signal-to-Noise and Distortion Ratio: 59 dB at f_I = 2 MHz
- Differential Nonlinearity Error: ±1 LSB
- Integral Nonlinearity Error: ±1 LSB
- Auto-Scan Mode for Two Inputs
- 3-V or 5-V Digital Interface Compatible
- Low Power: 216 mW Max at 5 V
- Power Down: 1 mW Max
- 5-V Analog Single Supply Operation
- Internal Voltage References . . . 50 PPM/°C and ±5% Accuracy
- Glueless DSP Interface
- Parallel μC/DSP Interface

APPLICATIONS

- Radar Applications
- Communications
- Control Applications
- High-Speed DSP Front-End
- Automotive Applications

DESCRIPTION

The THS1009 is a CMOS, low-power, 10-bit, 8 MSPS analog-to-digital converter (ADC). The speed, resolution, bandwidth, and single-supply operation are suited for applications in radar, imaging, high-speed acquisition, and communications. A multistage pipelined architecture with output error correction logic provides for no missing codes over the full operating temperature range. Internal control registers allow for programming the ADC into the desired mode. The THS1009 consists of two analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured to single-ended or differential inputs. Internal reference voltages for the ADC (1.5 V and 3.5 V) are provided. An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application.

The THS1009C is characterized for operation from 0°C to 70°C, and the THS1009I is characterized for operation from -40°C to 85°C.

DA PACKAGE (TOP VIEW)						
D0 [D1 [D2 [D3 [D4 [BV _{DD} [BGND [D6 [D7 [D8 [D8 [(TO 1 2 3 4 5 6 7 8 9 10 11	P VIEW 32 31 30 29 28 27 26 25 24 23 22) RESET AINP AINM REFIN REFOUT REFP REFM AGND AV _{DD} CS0			
D9 [RA0 [RA1 [CONV_CLK [SYNC [12 13 14 15 16	21 20 19 18 17] <u>CS1</u>] WR (R/W)] RD] DV _{DD}] DGND			

ORDERING INFORMATION

	PACKAGED DEVICE
T _A	TSSOP (DA)
0°C to 70°C	THS1009CDA
–40°C to 85°C	THS1009IDA



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

THS1009



SLAS287A - AUGUST 2000 - REVISED DECEMBER 2002



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted $^{(1)}$

				UNITS	
DG	DGND to DV _{DD}		–0.3 V to 6.5 V		
Supply voltage range BG	ND to BV _{DD}			–0.3 V to 6.5 V	
AG	ND to AV _{DD}			–0.3 V to 6.5 V	
Analog input voltage range			AGND –0.3 V to AV _{DD} + 1.5 V		
Reference input voltage				-0.3 V + AGND to AV _{DD} + 0.3 V	
Digital input voltage range				-0.3 V to BV _{DD} /DV _{DD} + 0.3 V	
Operating virtual junction tempe	erature range	, Tյ		–40°C to 150°C	
		THS1009C		0 to 70°C	
Operating free-air temperature range, T_A		THS1009I		-40°C to 85°C	
Storage temperature range, T _{stg}			–65°C to 150°C		
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds				260°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

POWER SUPPLY		MIN	NOM	MAX	UNIT
	AV _{DD}	4.75	5	5.25	
Supply voltage	DV _{DD}	4.75	5	5.25	V
	BV _{DD}	3		5.25	

ANALOG AND REFERENCE INPUTS	MIN	NOM	MAX	UNIT
Analog input voltage in single-ended configuration	VREFM		VREFP	V
Common-mode input voltage V _{CM} in differential configuration	1	2.5	4	V
External reference voltage, VREFP (optional)		3.5	AV _{DD} -1.2	V
External reference voltage, V _{REFM} (optional)	1.4	1.5		V
Input voltage difference, REFP – REFM		2		V

DIGITAL INPUTS	DIGITAL INPUTS			MAX	UNIT
	BV _{DD} = 3.3 V	2			V
High-level input voltage, V _{IH}	BV _{DD} = 5.25 V	2.6			V
	BV _{DD} = 3.3 V			0.6	V
Low-level input voltage, VIL	BV _{DD} = 5.25 V			0.6	V
Input CONV_CLK frequency	$DV_{DD} = 4.75 \text{ V to } 5.25 \text{ V}$	0.1		8	MHz
CONV_CLK pulse duration, clock high, tw(CONV_CLKH)	$DV_{DD} = 4.75 V \text{ to } 5.25 V$	62	62	5000	ns
CONV_CLK pulse duration, clock low, tw(CONV_CLKL)	$DV_{DD} = 4.75 V \text{ to } 5.25 V$	62	62	5000	ns
Occurring free sintema and up T	THS1009CDA	0		70	
Operating free-air temperature, T _A	THS1009IDA	-40		85	°C

ELECTRICAL CHARACTERISTICS

over recommended operating conditions, $AV_{DD} = DV_{DD} = 5 V$, $BV_{DD} = 3.3 V$, $V_{REF} =$ internal voltage (unless otherwise noted)

DIGITA	DIGITAL SPECIFICATIONS						
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Digital	inputs						
Iн	High-level input current	DV _{DD} = digital inputs	-50		50	μA	
١ _{IL}	Low-level input current	Digital input = 0 V	-50		50	μA	
Ci	Input capacitance			5		pF	
Digital	outputs						
VOH	High-level output voltage	$I_{OH} = -50 \ \mu A$, $BV_{DD} = 3.3 \ V$, 5 V	BV _{DD} -0.5			V	
VOL	Low-level output voltage	$I_{OL} = 50 \ \mu A$, $BV_{DD} = 3.3 \ V, 5 \ V$			0.4	V	
IOZ	High-impedance-state output current	$CS1 = DGND, CS0 = DV_{DD}$	-10		10	μA	
CO	Output capacitance			5		pF	
CL	Load capacitance at databus D0 – D9				30	pF	

ELECTRICAL CHARACTERISTICS

over recommended operating conditions, $AV_{DD} = DV_{DD} = 5 V$, $BV_{DD} = 3.3 V$, $f_s = 8 MSPS$, $V_{REF} =$ internal voltage (unless otherwise noted)

DC SPE	ECIFICATIONS					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution		10			Bits
Accura	су					
	Integral nonlinearity, INL				±1	LSB
	Differential nonlinearity, DNL				±1	LSB
	0	After calibration in single-ended mode		±5		LSB
	Offset error	After calibration in differential mode	-10		10	LSB
	Gain error		-10		10	LSB
Analog	input					
	Input capacitance			15		pF
	Input leakage current	VAIN = VREFM to VREFP			±10	μA
Interna	l voltage reference					
	Accuracy, VREFP		3.3	3.5	3.7	V
	Accuracy, VREFM		1.4	1.5	1.6	V
	Temperature coefficient			50		PPM/°C
	Reference noise			100		μV
	Accuracy, REFOUT		2.475	2.5	2.525	V
Power	supply					
IDDA	Analog supply current	$AV_{DD} = DV_{DD} = 5 V, BV_{DD} = 3.3 V$		36	40	mA
IDDD	Digital supply current	$AV_{DD} = DV_{DD} = 5 V, BV_{DD} = 3.3 V$		0.5	3	mA
IDDB	Buffer supply current	$AV_{DD} = DV_{DD} = 5 V, BV_{DD} = 3.3 V$		1.5	4	mA
	Power dissipation	$AV_{DD} = DV_{DD} = 5 V, BV_{DD} = 3.3 V$		186	216	mW
	Power dissipation in power down with conversion clock inactive	AV _{DD} = DV _{DD} = 5 V, BV _{DD} = 3.3 V			0.25	mW

SLAS287A - AUGUST 2000 - REVISED DECEMBER 2002



ELECTRICAL CHARACTERISTICS

over recommended operating conditions, VREF = internal voltage, f_S = 8 MSPS, f_I = 2 MSPS at -1 dB (unless otherwise noted)

AC SPECIFICATIONS, $AV_{DD} = DV_{DD} = 5 V$, $BV_{DD} = 3.3 V$, $C_{I} < 30 pF$
AC SFECIFICATIONS, AV[]] = DV[]] = 5 V, DV[]] = 5.5 V, C < 50 PF

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
	Cinnel to paine ratio , distantion	Differential mode	56	59		-ID	
SINAD	Signal-to-noise ratio + distortion	Single-ended mode	55	58		dB	
		Differential mode	59	61			
SNR	Signal-to-noise ratio	Single-ended mode	58	60		dB	
	Total harmonia distantian	Differential mode		-64		40	
THD	Total harmonic distortion	Single-ended mode		-63		dB	
	Effective number of bits	Differential mode	9	9.5		Dito	
ENOB		Single-ended mode	8.85	9.35		Bits	
0500	Sourious free dupomie ronge	Differential mode	61	65		٩D	
SFDR	Spurious free dynamic range	Single-ended mode	60	64		dB	
Analog	Input						
	Full-power bandwidth with a source impedance of 150 Ω in differential configuration.	Full scale sinewave, -3 dB		96		MHz	
	Full-power bandwidth with a source impedance of 150 Ω in single-ended configuration.	Full scale sinewave, -3 dB		54		MHz	
	Small-signal bandwidth with a source impedance of 150 Ω in differential configuration.	100 mVpp sinewave, -3 dB		96		MHz	
	Small-signal bandwidth with a source impedance of 150 Ω in single-ended configuration.	100 mVpp sinewave, –3 dB		54		MHz	

TIMING REQUIREMENTS

 AV_{DD} = DV_{DD} = 5 V, BV_{DD} = 3.3 V, V_{REF} = internal voltage, CL < 30 pF

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t pipe	Latency			5		CONV CLK
tsu(CONV_CLKL-READL)	Setup time, CONV_CLK low before CS valid		10			ns
tsu(READH-CONV_CLKL)	Setup time, CS invalid to CONV_CLK low		20			ns
td(CONV_CLKL-SYNCL)	Delay time, CONV_CLK low to SYNC low				10	ns
td(CONV_CLKL-SYNCH)	Delay time, CONV_CLK low to SYNC high				10	ns

Terminal Functions

TERMINAL			
NAME	NO.	I/O	DESCRIPTION
AINP	30	Ι	Analog input, single-ended or positive input of differential channel A
AINM	29	I	Analog input, single-ended or negative input of differential channel A
AVDD	23	Ι	Analog supply voltage
AGND	24	Ι	Analog ground
BVDD	7	Ι	Digital supply voltage for buffer
BGND	8	Ι	Digital ground for buffer
CONV_CLK	15	Ι	Digital input. This input is the conversion clock input.
CS0	22	Ι	Chip select input (active low)
CS1	21	Ι	Chip select input (active high)
SYNC	16	0	Synchronization output. This signal indicates in a multichannel operation that data of channel A is brought to the digital output and can therefore be used for synchronization.
DGND	17	Ι	Digital ground. Ground reference for digital circuitry.
DVDD	18	Ι	Digital supply voltage
D0 – D9	1–6, 9–12	l/ O/Z	Digital input, output; D0 = LSB
RA0	13	I	Digital input. RA0 is used as an address line (RA0) for the control register. This is required for writing to control register 0 and control register 1. See Table 7.
RA1	14	I	Digital input. RA1 is used as an address line (RA1) for the control register. This is required for writing to control register 0 and control register 1. See Table 7.
NC	32	0	Not connected
REFIN	28	I	Common-mode reference input for the analog input channels. It is recommended that this pin be connected to the reference output REFOUT.
REFP	26	I	Reference input, requires a bypass capacitor of 10 μ F to AGND in order to bypass the internal reference voltage. An external reference voltage at this input can be applied. This option can be programmed through control register 0. See Table 8.
REFM	25	I	Reference input, requires a bypass capacitor of 10 μ F to AGND in order to bypass the internal reference voltage. An external reference voltage at this input can be applied. This option can be programmed through control register 0. See Table 8.
RESET	31	I	Hardware reset of the THS1009. Sets the control register to default values.
REFOUT	27	0	Analog fixed reference output voltage of 2.5 V. Sink and source capability of 250 μ A. The reference output requires a capacitor of 10 μ F to AGND for filtering and stability.
RD(1)	19	I	The RD input is used only if the WR input is configured as a write only input. In this case, it is a digital input, active low as a data read select from the processor. See timing section.
WR (R/W) ⁽¹⁾	20	Ι	This input is programmable. It functions as a read-write input (\overline{RW}) and can also be configured as a write-only input (\overline{WR}), which is active low and used as data write select from the processor. In this case, the \overline{RD} input is used as a read input from the processor. See timing section.


(1) The start-conditions of RD and WR (R/W) are unknown. The first access to the ADC has to be a write access to initialize the ADC.

THS1009




SLAS287A - AUGUST 2000 - REVISED DECEMBER 2002


FUNCTIONAL BLOCK DIAGRAM




































DETAILED DESCRIPTION

Reference Voltage

The THS1009 has a built-in reference, which provides the reference voltages for the ADC. VREFP is set to 3.5 V and VREFM is set to 1.5 V. An external reference can also be used through two reference input pins, REFP and REFM, if the reference source is programmed as external. The voltage levels applied to these pins establish the upper and lower limits of the analog inputs to produce a full-scale and zero-scale reading respectively.

Analog Inputs

The THS1009 consists of two analog inputs, which are sampled simultaneously. These inputs can be selected individually and configured as single-ended or differential inputs. The desired analog input channel can be programmed.

Converter

The THS1009 uses a 10-bit pipelined multistaged architecture which achieves a high sample rate with low power consumption. The THS1009 distributes the conversion over several smaller ADC sub-blocks, refining the conversion with progressively higher accuracy as the device passes the results from stage to stage. This distributed conversion requires a small fraction of the number of comparators used in a traditional flash ADC. A sample-and-hold amplifier (SHA) within each of the stages permits the first stage to operate on a new input sample while the second through the eighth stages operate on the seven preceding samples.

Conversion

An external clock signal with a duty cycle of 50% has to be applied to the clock input (CONV_CLK). A new conversion is started with every falling edge of the applied clock signal. The conversion values are available at the output with a latency of 5 clock cycles.

SYNC

In multichannel mode, the first SYNC signal is delayed by [7+ (# Channels Sampled)] cycles of the CONV_CLK after a SYNC reset. This is due to the latency of the pipeline architecture of the THS1009.

Sampling Rate

The maximum possible conversion rate per channel is dependent on the selected analog input channels. Table 1 shows the maximum conversion rate for the different combinations.

CHANNEL CONFIGURATION	NUMBER OF CHANNELS	MAXIMUM CONVERSION RATE PER CHANNEL
1 single-ended channel	1	8 MSPS
2 single-ended channels	2	4 MSPS
1 differential channel	1	8 MSPS

Table 1. Maximum Conversion Rate in Continuous Conversion Mode

The maximum conversion rate per channel, fc, is given by:


$$fc = \frac{8 MSPS}{\# channels}$$

Continuous Conversion Mode

During conversion the ADC operates with a free running external clock signal applied to the input CONV_CLK. With every falling edge of the CONV_CLK signal a new converted value is available to the databus with the corresponding read signal. The THS1009 offers up to two analog inputs to be selected. It is important to provide the channel information to the system; this means knowing which channel is available to the databus. To maintain this channel integrity, the THS1009 has an output signal SYNC, which is always active low if the data of channel 1 is applied to the databus.




Figure 25 shows the timing of the conversion when one analog input channel is selected. The maximum throughput rate is 8 MSPS in this mode. The signal SYNC is disabled for the selection of one analog input since this information is not required for one analog input. There is a certain timing relationship required for the read signal with respect to the conversion clock. This can be seen in Figure 26 and the timing specification. A more detailed description of the timing is given in the section timing and signal description of the THS1009.



[†]READ is the logical combination from $\overline{CS0}$, CS1 and \overline{RD}

Figure 25. Conversion Timing in 1-Channel Operation

Figure 27 shows the conversion timing when two analog input channels are selected. The maximum throughput rate per channel is 4 MSPS in this mode. The data flow in the bottom of the figure shows the order the converted data is available to the data bus. This can be seen in Figure 26 and Table 2. A more detailed description of the timing is given in the section timing and signal description of the THS1009.



[†]READ is the logical combination from $\overline{CS0}$, CS1 and \overline{RD}



DIGITAL OUTPUT DATA FORMAT

The digital output data format of the THS1009 can either be in binary format or in twos complement format. The following tables list the digital outputs for the analog input voltages.

SINGLE-ENDED, BINARY OUTPUT						
ANALOG INPUT VOLTAGE	DIGITAL OUTPUT CODE					
AIN = VREFP	3FFh					
$AIN = (V_{REFP} + V_{REFM})/2$	200h					
AIN = VREFM	000h					

Table 2. Binary Output Format for Single-Ended Configuration

Table 3. Twos Complement Output Format for Single-Ended Configuration

SINGLE-ENDED, TWOS COMPLEMENT					
ANALOG INPUT VOLTAGE	DIGITAL OUTPUT CODE				
AIN = V _{REFP}	1FFh				
$AIN = (V_{REFP} + V_{REFM})/2$	000h				
$AIN = V_{REFM}$	200h				

Table 4. Binary Output Format for Differential Configuration

DIFFERENTIAL, BINARY OUTPUT						
ANALOG INPUT VOLTAGE	DIGITAL OUTPUT CODE					
V _{in} = AINP – AINM VREF = VREFP – VREFM						
V _{in} = V _{REF}	3FFh					
$V_{in} = 0$	200h					
$V_{in} = -V_{REF}$	000h					

Table 5. Twos Complement Output Format for Differential Configuration

DIFFERENTIAL, BINARY OUTPUT						
ANALOG INPUT VOLTAGE	DIGITAL OUTPUT CODE					
V _{in} = AINP – AINM VREF = VREFP [–] VREFM						
Vin = VREF	1FFh					
V _{in} = 0	000h					
$V_{in} = -V_{REF}$	200h					

ADC CONTROL REGISTER

The THS1009 contains two 10-bit wide control registers (CR0, CR1) in order to program the device into the desired mode. The bit definitions of both control registers are shown in Table 6.

Table 6. Bit Definitions of Control Register CR0 and CR1

REG	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
CR0	TEST1	TEST0	SCAN	DIFF1	DIFF0	CHSEL1	CHSEL0	PD	RES	VREF
CR1	RESERVED	OFFSET	BIN/2's	R/W	RES	RES	RES	RES	SRST	RESET



Writing to Control Register 0 and Control Register 1

The 10-bit wide control register 0 and control register 1 can be programmed by addressing the desired control register and writing the register value to the ADC. The addressing is performed with the upper bits RA0 and RA1. During this write process, the data bits D0 to D9 contain the desired control register value. Table 7 shows the addressing of each control register.

D0 – D9	RA0	RA1	Addressed Control Register
Desired register value	0	0	Control register 0
Desired register value	1	0	Control register 1
Desired register value	0	1	Reserved for future
Desired register value	1	1	Reserved for future

Table 7. Control Register Addressing

INITIALIZATION OF THE THS1009

The initialization of the THS1009 should be done according to the configuration flow shown in Figure 27.




Figure 27. THS1009 Configuration Flow

SLAS287A - AUGUST 2000 - REVISED DECEMBER 2002



ADC CONTROL REGISTERS

Control Register 0, Write Only (see Table 8)

BIT 11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	0	TEST1	TEST0	SCAN	DIFF1	DIFF0	CHSEL1	CHSEL0	PD	RES	VREF

Table 8. Control Register 0 Bit Functions

BITS	RESET VALUE	NAME	FUNCTION
0	0	VREF	Vref select: Bit $0 = 0 \rightarrow$ The internal reference is used Bit $0 = 1 \rightarrow$ The external reference voltage is used for the ADC
1	0	RES	Reserved
2	0	PD	Power down. Bit $2 = 0 \rightarrow$ The ADC is active Bit $2 = 1 \rightarrow$ Power down
			The reading and writing to and from the digital outputs is possible during power down.
3, 4	0,0	CHSEL0, CHSEL1	Channel select Bit 3 and bit 4 select the analog input channel of the ADC. Refer to Table 9.
5,6	1,0	DIFF0, DIFF1	Number of differential channels Bit 5 and bit 6 contain information about the number of selected differential channels. Refer to Table 9.
7	0	SCAN	Autoscan enable Bit 7 enables or disables the autoscan function of the ADC. Refer to Table 9.
8,9	0,0	TEST0, TEST1	Test input enable Bit 8 and bit 9 control the test function of the ADC. Three different test voltages can be measured. This feedback allows the check of all hardware connections and the ADC operation. Refer to Table 10 for selection of the three different test voltages.

ANALOG INPUT CHANNEL SELECTION

The analog input channels of the THS1009 can be selected via bits 3 to 7 of control register 0. One single channel (single-ended or differential) is selected via bit 3 and bit 4 of control register 0. Bit 5 controls the selection between single-ended and differential configuration. Bit 6 and bit 7 select the autoscan mode, if more than one input channel is selected. Table 9 shows the possible selections.

BIT 7 SCAN	BIT 6 DIFF1	BIT 5 DIFF0	BIT 4 CHSEL1	BIT 3 CHSEL0	DESCRIPTION OF THE SELECTED INPUTS
0	0	0	0	0	Analog input AINP (single ended)
0	0	0	0	1	Analog input AINM (single ended)
0	0	0	1	0	Reserved
0	0	0	1	1	Reserved
0	0	1	0	0	Differential channel (AINP-AINM)
0	0	1	0	1	Reserved
1	0	0	0	1	Autoscan two single ended channels: AINP, AINM, AINP,
1	0	0	1	0	Reserved
1	0	0	1	1	Reserved
1	0	1	0	1	Reserved
1	0	1	1	0	Reserved
1	1	0	0	1	Reserved
0	0	1	1	0	Reserved
0	0	1	1	1	Reserved
1	0	0	0	0	Reserved
1	0	1	0	0	Reserved
1	0	1	1	1	Reserved
1	1	0	0	0	Reserved
1	1	0	1	0	Reserved
1	1	0	1	1	Reserved
1	1	1	0	0	Reserved
1	1	1	0	1	Reserved
1	1	1	1	0	Reserved
1	1	1	1	1	Reserved

Table 9. Analog Input (Channel Configurations
-------------------------	------------------------

Test Mode

The test mode of the ADC is selected via bit 8 and bit 9 of control register 0. The different selections are shown in Table 10.

	BIT 9 TEST1	BIT 8 TEST0	OUTPUT RESULT
Ī	0	0	Normal mode
	0	1	VREFP
	1	0	((V _{REFM})+(V _{REFP}))/2
	1	1	VREFM

Three different options can be selected. This feature allows support testing of hardware connections between the ADC and the processor.

THS1009



SLAS287A - AUGUST 2000 - REVISED DECEMBER 2002

Control Register 1, Write Only (see Table 11)

BIT11	BIT 10	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
0	1	RESERVED	OFFSET	BIN/2s	R/W	RES	RES	RES	RES	SRST	RESET

Table 11. Control Register 1 Bit Functions

BITS	RESET VALUE	NAME	FUNCTION
0	0	RESET	Reset
			Writing a 1 into this bit resets the device and sets the control register 0 and control register 1 to the reset values. To bring the device out of RESET, a 0 has to be written into this bit.
1	0	SRST	Writing a 1 into this bit resets the sync generator. When running in multichannel mode, this must be set during the configuration cycle.
2, 3	0,0	RES	Reserved
4	1	RES	Reserved
5	1	RES	Reserved
6	0	R/W	R/W, RD/WR selection
			Bit 6 of control register 1 controls the function of the inputs \overline{RD} and \overline{WR} . When bit 6 in control register 1 is set to 1, \overline{WR} becomes a \overline{RW} input and \overline{RD} is disabled. From now on a read is signalled with \overline{RW} high and a write with \overline{RW} as a low signal. If bit 6 in control register 1 is set to 0, the input \overline{RD} becomes a read input and the input \overline{WR} becomes a write input.
7	0	BIN/2s	Complement select
			If bit 7 of control register 1 is set to 0, the output value of the ADC is in twos complement. If bit 7 of control register 1 is set to 1, the output value of the ADC is in binary format. Refer to Table 2 through Table 5.
8	0	OFFSET	Offset cancellation modeBit $8 = 0 \rightarrow$ normal conversion modeBit $8 = 1 \rightarrow$ offset calibration mode
			If a 1 is written into bit 8 of control register 1, the device internally sets the inputs to zero and does a conver- sion. The conversion result is stored in an offset register and subtracted from all conversions in order to reduce the offset error.
9	0	RESERVED	Always write 0.

TIMING AND SIGNAL DESCRIPTION OF THE THS1009

The reading from the THS1009 and writing to the THS1009 is performed by using the chip select inputs ($\overline{CS0}$, CS1), the write input \overline{WR} and the read input \overline{RD} . The write input is configurable to a combined read/write input ($\overline{R/W}$). This is desired in cases where the connected processor consists of a combined read/write output signal ($\overline{R/W}$). The two chip select inputs can be used to interface easily to a processor.

Reading from the THS1009 takes place by an internal \overline{RD}_{int} signal, which is generated from the logical combination of the external signals $\overline{CS0}$, CS1 and \overline{RD} (see Figure 28). This signal is then used to strobe out the words and to enable the output buffers. The last external signal (either $\overline{CS0}$, CS1 or \overline{RD}) to become valid makes \overline{RD}_{int} active while the write input (WR) is inactive. The first of those external signals switching to its inactive state deactivates \overline{RD}_{int} again.

Writing to the THS1009 takes place by an internal \overline{WR}_{int} signal, which is generated from the logical combination of the external signals $\overline{CS0}$, CS1 and \overline{WR} . This signal strobes the control words into the control registers 0 and 1. The last external signal (either $\overline{CS0}$, CS1 or \overline{WR}) to become valid switches \overline{WR}_{int} active while the read input (RD) is inactive. The first of those external signals going to its inactive state deactivates \overline{WR}_{int} again.




Figure 28. Logical Combination of $\overline{CS0}$, CS1, \overline{RD} , and \overline{WR}

THS1009



SLAS287A - AUGUST 2000 - REVISED DECEMBER 2002

Read Timing (using RD, RD-controlled)

Figure 29 shows the read-timing behavior when the $\overline{WR}(R/\overline{W})$ input is programmed as a write-input only. The input RD acts as the read-input in this configuration. This timing is called RD-controlled because RD is the last external signal of $\overline{CS0}$, CS1, and \overline{RD} which becomes valid.




Figure 29. Read Timing Diagram Using RD (RD-controlled)

Read Timing Parameter (RD-controlled)

	PARAMETER	MIN	TYP	MAX	UNIT
t _{su(CS)}	Setup time, RD low to last CS valid	0			ns
ta	Access time, last CS valid to data valid	0		10	ns
^t d(CSDAV)	Delay time, last CS valid to DATA_AV inactive		12		ns
t _h	Hold time, first CS invalid to data invalid	0		5	ns
^t h(CS)	Hold time, RD change to first CS invalid	5			ns
^t w(RD)	Pulse duration, RD active	10			ns

Write Timing (using \overline{WR} , \overline{WR} -controlled)

Figure 30 shows the write-timing behavior when the $\overline{WR}(R/\overline{W})$ input is programmed as a write input \overline{WR} only. The input \overline{RD} acts as the read input in this configuration. This timing is called \overline{WR} -controlled because \overline{WR} is the last external signal of $\overline{CS0}$, CS1, and \overline{WR} which becomes valid.




Figure 30. Write Timing Diagram Using WR (WR-controlled)

	PARAMETER	MIN	TYP	MAX	UNIT
^t su(CS)	Setup time, CS stable to last WR valid	0			ns
t _{su}	Setup time, data valid to first WR invalid	5			ns
th	Hold time, WR invalid to data invalid	2			ns
^t h(CS)	Hold time, WR invalid to CS change	5			ns
^t w(WR)	Pulse duration, WR active	10			ns

THS1009



SLAS287A - AUGUST 2000 - REVISED DECEMBER 2002

Read Timing (using R/W, CS0-controlled)

Figure 31 shows the read-timing behavior when the $\overline{WR}(R/\overline{W})$ input is programmed as a combined read-write input R/W. The \overline{RD} input has to be tied to high-level in this configuration. This timing is called $\overline{CS0}$ -controlled because $\overline{CS0}$ is the last external signal of $\overline{CS0}$, CS1, and R/W which becomes valid. The reading of the data should be done with a certain timing relative to the conversion clock CONV_CLK, as illustrated in Figure 31.




Figure 31. Read Timing Diagram Using R/W (CS0-controlled)

Read Timing Parameter (CS0-controlled)	Read Timing	Parameter	(CS0-controlled)
--	--------------------	-----------	------------------

	PARAMETER	MIN	TYP	MAX	UNIT
tsu(CONV_CLKL-CSOL)	Setup time, CONV_CLK low before CS valid	10			ns
^t su(CSOH–CONV_CLKL)	Setup time, CS invalid to CONV_CLK low	20			ns
^t su(R/W)	Setup time, R/\overline{W} high to last CS valid	0			ns
^t a	Access time, last CS valid to data valid	0		10	ns
^t h	Hold time, first CS invalid to data invalid	0		5	ns
^t h(R/W)	Hold time, first external CS invalid to R/\overline{W} change	5			ns
^t w(CS)	Pulse duration, CS active	10			ns



Write Timing (using R/W, CS0-controlled)

Figure 32 shows the write-timing behavior when the $\overline{WR}(R/\overline{W})$ input is programmed as a combined read-write input R/W. The \overline{RD} input has to be tied to high-level in this configuration. This timing is called $\overline{CS0}$ -controlled because $\overline{CS0}$ is the last external signal of $\overline{CS0}$, CS1, and R/W which becomes valid. The write into the THS1009 can be performed irrespective of the conversion clock signal CONV_CLK.




Figure 32. Write Timing Diagram Using R/W (CS0-controlled)

Write Timing Parameter (CS0-controlled)

	PARAMETER	MIN	TYP	MAX	UNIT
^t su(R/W)	Setup time, R/ \overline{W} stable to last CS valid	0			ns
t _{su}	Setup time, data valid to first CS invalid	5			ns
th	Hold time, first CS invalid to data invalid	2			ns
^t h(R/W)	Hold time, first CS invalid to R/\overline{W} change	5			ns
^t w(CS)	Pulse duration, CS active	10			ns



(1)

ANALOG INPUT CONFIGURATION AND REFERENCE VOLTAGE

The THS1009 features two analog input channels. These can be configured for either single-ended or differential operation. Figure 33 shows a simplified model, where a single-ended configuration for channel AINP is selected. The reference voltages for the ADC itself are V_{REFP} and V_{REFM} (either internal or external reference voltage). The analog input voltage range is between V_{REFM} to V_{REFP} . This means that V_{REFM} defines the minimum voltage and V_{REFP} defines the maximum voltage, which can be applied to the ADC. The internal reference source provides the voltage V_{REFM} of 1.5 V and the voltage V_{REFP} of 3.5 V (see also section Reference Voltage). The resulting analog input voltage swing of 2 V can be expressed by:

$$V_{REFM} \le AINP \le V_{REFP}$$

AINP

Figure 33. Single-Ended Input Stage

A differential operation is desired for many applications due to better signal-to-noise ration. Figure 34 shows a simplified model for the analog inputs AINM and AINP, which are configured for differential operation. The differential operation mode provides in terms of performance benefits over the single-ended mode and is therefore recommended for best performance. The THS1009 offers 1 differential analog input and in the single-ended mode 2 analog inputs. If the analog input architecture is differential, common-mode noise and common-mode voltages can be rejected. Additional details for both modes are given below.




Figure 34. Differential Input Stage

In comparison to the single-ended configuration it can be seen that the voltage, V_{ADC} , which is applied at the input of the ADC is the difference between the input AINP and AINM. The voltage V_{ADC} can be calculated as follows:

$$V_{ADC} = ABS(AINP-AINM)$$
(2)

An advantage to single-ended operation is that the common-mode voltage

$$V_{CM} = \frac{AINM + AINP}{2}$$
(3)

can be rejected in the differential configuration, if the following condition for the analog input voltages is true:

$$AGND \le AINM, AINP \le AV_{DD}$$
(4)

$$1 \vee \leq \vee_{CM} \leq 4 \vee$$
(5)



SINGLE-ENDED MODE OF OPERATION

The THS1009 can be configured for single-ended operation using dc or ac coupling. In either case, the input of the THS1009 should be driven from an operational amplifier that does not degrade the ADC performance. Because the THS1009 operates from a 5-V single supply, it is necessary to level-shift ground-based bipolar signals to comply with its input requirements. This can be achieved with dc- and ac-coupling.

DC COUPLING

An operational amplifier can be configured to shift the signal level according to the analog input voltage range of the THS1009. The analog input voltage range of the THS1009 goes from 1.5 V to 3.5 V. An operational amplifier can be used as shown in Figure 35.

Figure 35 shows an example with the analog input signal in the range between -1 V and 1 V. The signal is shifted by an operational amplifier to the analog input range of the THS1009 (1.5 V to 3.5 V). The operational amplifier is configured as an inverting amplifier with a gain of -1. The required dc voltage of 1.25 V at the noninverting input is derived from the 2.5-V output reference REFOUT of the THS1009 by using a resistor divider. Therefore, the operational amplifier output voltage is centered at 2.5 V. The 10 μ F tantalum capacitor is required for bypassing REFOUT. REFIN of the THS1009 must be connected directly to REFOUT in single-ended mode. The use of ratio matched, thin-film resistor networks minimizes gain and offset errors.




Figure 35. Level-Shift for DC-Coupled Input

DIFFERENTIAL MODE OF OPERATION

For the differential mode of operation, a conversion from single-ended to differential is required. A conversion to differential signals can be achieved by using an RF-transformer, which provides a center tap. Best performance is achieved in differential mode.




Figure 36. Transformer Coupled Input



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THS1009IDA	ACTIVE	TSSOP	DA	32	46	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	THS1009I	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DA (R-PDSO-G**) 38 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

🛆 Falls within JEDEC MO-153, except 30 pin body length.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated