

## SCAN92LV090 9 Channel Bus LVDS Transceiver w/ Boundary SCAN

Check for Samples: [SCAN92LV090](#)

### FEATURES

- IEEE 1149.1 (JTAG) Compliant
- Bus LVDS Signaling
- Low Power CMOS Design
- High Signaling Rate Capability (Above 100 Mbps)
- 0.1V to 2.3V Common Mode Range for  $V_{ID} = 200\text{mV}$
- $\pm 100\text{ mV}$  Receiver Sensitivity
- Supports Open and Terminated Failsafe on Port Pins
- 3.3V Operation
- Glitch Free Power Up/Down (Driver & Receiver Disabled)
- Light Bus Loading (5 pF Typical) per Bus LVDS Load
- Designed for Double Termination Applications
- Balanced Output Impedance
- Product Offered in 64 Pin LQFP Package and NFBGA Package
- High Impedance Bus Pins on Power Off ( $V_{CC} = 0\text{V}$ )

### DESCRIPTION

The SCAN92LV090A is one in a series of Bus LVDS transceivers designed specifically for the high speed, low power proprietary backplane or cable interfaces. The device operates from a single 3.3V power supply and includes nine differential line drivers and nine receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The separate I/O of the logic side allows for loop back support. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector.

The driver translates 3V TTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition, the differential signaling provides common mode noise rejection of  $\pm 1\text{V}$ .

The receiver threshold is less than  $\pm 100\text{ mV}$  over a  $\pm 1\text{V}$  common mode range and translates the differential Bus LVDS to standard (TTL/CMOS) levels.

This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), Test Clock (TCK), and the optional Test Reset (TRST).

### SIMPLIFIED FUNCTIONAL DIAGRAM




Figure 1.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2000–2013, Texas Instruments Incorporated

## CONNECTION DIAGRAM



**Figure 2. Top View  
Package Number PM0064**



**Figure 3. Top View  
Package Number NZC0064A**

**PINOUT DESCRIPTION**

Pin Name	LQFP Pin #	NFBGA Pin #	Input/Output	Descriptions
DO+/RI+	27, 31, 35, 37, 41, 45, 47, 51, 55	A7, B8, C6, D5, D8, E6, F7, G5, G6	I/O	True Bus LVDS Driver Outputs and Receiver Inputs.
DO-/RI-	26, 30, 34, 36, 40, 44, 46, 50, 54	B5, B6, C7, D6, E5, E8, F6, G8, H7	I/O	Complimentary Bus LVDS Driver Outputs and Receiver Inputs.
D <sub>IN</sub>	2, 6, 12, 18, 20, 22, 58, 60, 62	A2, A4, C3, C4, D2, E3, G3, G4, H3	I	TTL Driver Input.
RO	3, 7, 13, 19, 21, 23, 59, 61, 63	A3, B3, C1, C2, D4, E4, F4, G1, H2	O	TTL Receiver Output.
$\overline{\text{RE}}$	17	H1	I	Receiver Enable TTL Input (Active Low).
DE	16	G2	I	Driver Enable TTL Input (Active High).
GND	4, 5, 9, 14, 25, 56	B1, B4, D3, E1, F2, H5	Power	Ground for digital circuitry (must connect to GND on PC board). These pins connected internally.
V <sub>CC</sub>	10, 15, 24, 57, 64	A1, A5, F1, F3, H4	Power	V <sub>CC</sub> for digital circuitry (must connect to V <sub>CC</sub> on PC board). These pins connected internally.
AGND	28, 33, 43, 49, 53	A8, C5, D7, F5, G7	Power	Ground for analog circuitry (must connect to GND on PC board). These pins connected internally.
AV <sub>CC</sub>	29, 32, 42, 48, 52	A6, B7, C8, H6, H8	Power	Analog V <sub>CC</sub> (must connect to V <sub>CC</sub> on PC board). These pins connected internally.
$\overline{\text{TRST}}$	39	F8	I	Test Reset Input to support IEEE 1149.1 (Active Low)
TMS	38	E7	I	Test Mode Select Input to support IEEE 1149.1
TCK	1	B2	I	Test Clock Input to support IEEE 1149.1
TDI	8	D1	I	Test Data Input to support IEEE 1149.1
TDO	11	E2	O	Test Data Output to support IEEE 1149.1



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

**ABSOLUTE MAXIMUM RATINGS** <sup>(1)(2)(3)</sup>

Supply Voltage (V <sub>CC</sub> )		4.0V
Enable Input Voltage (DE, $\overline{\text{RE}}$ )		–0.3V to (V <sub>CC</sub> +0.3V)
Driver Input Voltage (D <sub>IN</sub> )		–0.3V to (V <sub>CC</sub> +0.3V)
Receiver Output Voltage (R <sub>OUT</sub> )		–0.3V to (V <sub>CC</sub> +0.3V)
Bus Pin Voltage (DO/RI $\pm$ )		–0.3V to +3.9V
ESD (HBM 1.5 k $\Omega$ , 100 pF)		>4.5 kV
Driver Short Circuit Duration		momentary
Receiver Short Circuit Duration		momentary
Maximum Package Power Dissipation at 25°C	LQFP	1.74 W
	Derate LQFP Package	13.9 mW/°C
	$\theta_{ja}$	71.7°C/W
	$\theta_{jc}$	10.9°C/W
Junction Temperature		+150°C
Storage Temperature Range		–65°C to +150°C
Lead Temperature (Soldering, 4 sec.)		260°C

- (1) Absolute Maximum Ratings are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. The table of “Electrical Characteristics” provides conditions for actual device operation.
- (2) All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified except V<sub>OD</sub>,  $\Delta V_{OD}$  and V<sub>ID</sub>.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

## RECOMMENDED OPERATING CONDITIONS

		Min	Max	Units
Supply Voltage ( $V_{CC}$ )		3.0	3.6	V
Receiver Input Voltage		0.0	2.4	V
Operating Free Air Temperature		-40	+85	°C
Maximum Input Edge Rate	(20% to 80%) <sup>(1)</sup>			$\Delta t/\Delta V$
	Data		1.0	ns/V
	Control		3.0	ns/V

- (1) Generator waveforms for all tests unless otherwise specified:  $f = 25$  MHz,  $Z_O = 50\Omega$ ,  $t_r$ ,  $t_f = <1.0$  ns (0%–100%). To ensure fastest propagation delay and minimum skew, data input edge rates should be equal to or faster than 1ns/V; control signals equal to or faster than 3ns/V. In general, the faster the input edge rate, the better the AC performance.

## DC ELECTRICAL CHARACTERISTICS

Over recommended operating supply voltage and temperature ranges unless otherwise specified <sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Pin	Min	Typ	Max	Units
$V_{OD}$	Output Differential Voltage	$R_L = 27\Omega$ , See <a href="#">Figure 4</a>	DO+/RI+, DO-/RI-	240	300	460	mV
$\Delta V_{OD}$	$V_{OD}$ Magnitude Change					27	mV
$V_{OS}$	Offset Voltage			1.1	1.3	1.5	V
$\Delta V_{OS}$	Offset Magnitude Change				5	10	mV
$V_{OH}$	Driver Output High Voltage <sup>(3)</sup>	$R_L = 27\Omega$			1.4	1.65	V
$V_{OL}$	Driver Output Low Voltage <sup>(3)</sup>	$R_L = 27\Omega$		0.95	1.1		V
$I_{OSD}$	Output Short Circuit Current <sup>(4)</sup>	$V_{OD} = 0V$ , $DE = V_{CC}$ , Driver outputs shorted together			36	65	mA
$V_{OH}$	Voltage Output High <sup>(5)</sup>	$V_{ID} = +300$ mV	$R_{OUT}$	$V_{CC}-0.2$			V
		Inputs Open		$V_{CC}-0.2$			V
		Inputs Terminated, $R_L = 27\Omega$		$V_{CC}-0.2$			V
$V_{OL}$	Voltage Output Low	$I_{OL} = 2.0$ mA, $V_{ID} = -300$ mV			0.05	0.075	V
$I_{OD}$	Receiver Output Dynamic Current <sup>(4)</sup>	$V_{ID} = 300$ mV, $V_{OUT} = V_{CC}-1.0V$		-110	75		mA
		$V_{ID} = -300$ mV, $V_{OUT} = 1.0V$			75	110	mA
$V_{TH}$	Input Threshold High	$DE = 0V$ , $V_{CM} = 1.5V$	DO+/RI+, DO-/RI-			+100	mV
$V_{TL}$	Input Threshold Low			-100			mV
$V_{CMR}$	Receiver Common Mode Range			$ V_{ID} /2$		2.4 – $ V_{ID} /2$	V
$I_{IN}$	Input Current	$DE = 0V$ , $\overline{RE} = 2.4V$ , $V_{IN} = +2.4V$ or $0V$		-25	$\pm 1$	+25	$\mu A$
		$V_{CC} = 0V$ , $V_{IN} = +2.4V$ or $0V$		-20	$\pm 1$	+20	$\mu A$
$V_{IH}$	Minimum Input High Voltage		$\overline{D_{IN}}$ , $DE$ , $RE$ , $TCK$ , $TRST$ , $TMS$ , $TDI$	2.0		$V_{CC}$	V
$V_{IL}$	Maximum Input Low Voltage			GND		0.8	V
$I_{IH}$	Input High Current	$V_{IN} = V_{CC}$ or $2.4V$	$\overline{D_{IN}}$ , $DE$ , $\overline{RE}$	-20	$\pm 10$	+20	$\mu A$
$I_{IL}$	Input Low Current	$V_{IN} = GND$ or $0.4V$		-20	$\pm 10$	+20	$\mu A$
$V_{CL}$	Input Diode Clamp Voltage	$I_{CLAMP} = -18$ mA		-1.5	-0.8		V
$I_{IH}$	Input High Current	$V_{IN} = V_{CC}$	$TDI$ , $TMS$ , $TCK$ , $TRST$	-20		+20	$\mu A$
$I_{ILR}$	Input Low Current	$V_{IN} = GND$ , $V_{CC} = 3.6v$	$\overline{TDI}$ , $TMS$ , $TRST$	-25		-115	$\mu A$

- (1) All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified except  $V_{OD}$ ,  $\Delta V_{OD}$  and  $V_{ID}$ .
- (2) All typicals are given for  $V_{CC} = +3.3V$  and  $T_A = +25^\circ C$ , unless otherwise stated.
- (3) The SCAN92LV090 functions within datasheet specification when a resistive load is applied to the driver outputs.
- (4) Only one output at a time should be shorted, do not exceed maximum package power dissipation capacity.
- (5)  $V_{OH}$  failsafe terminated test performed with  $27\Omega$  connected between RI+ and RI- inputs. No external voltage is applied.

## DC ELECTRICAL CHARACTERISTICS (continued)

Over recommended operating supply voltage and temperature ranges unless otherwise specified <sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Pin	Min	Typ	Max	Units
$I_{IL}$	Input Low Current	$V_{IN} = GND$	TCK	-20		+20	$\mu A$
$I_{CCD}$	Power Supply Current Drivers Enabled, Receivers Disabled	No Load, $DE = \overline{RE} = V_{CC}$ , $DIN = V_{CC}$ or GND	$V_{CC}$		50	80	mA
$I_{CCR}$	Power Supply Current Drivers Disabled, Receivers Enabled	$DE = \overline{RE} = 0V$ , $V_{ID} = \pm 300mV$			50	80	mA
$I_{CCZ}$	Power Supply Current, Drivers and Receivers tri-state	$DE = 0V$ ; $\overline{RE} = V_{CC}$ , $DIN = V_{CC}$ or GND			50	80	mA
$I_{CC}$	Power Supply Current, Drivers and Receivers Enabled	$DE = V_{CC}$ ; $\overline{RE} = 0V$ , $DIN = V_{CC}$ or GND, $R_L = 27\Omega$			160	210	mA
$I_{CCS}$	Power Supply Current (SCAN Test Mode), Drivers and Receivers Enabled	$DE = V_{CC}$ ; $\overline{RE} = 0V$ , $DIN = V_{CC}$ or GND, $R_L = 27\Omega$ , TAP in any state other than Test-Logic-Reset			180	230	mA
$I_{OFF}$	Power Off Leakage Current	$V_{CC} = 0V$ or OPEN, $D_{IN}$ , $DE$ , $\overline{RE} = 0V$ or OPEN, $V_{APPLIED} = 3.6V$ (Port Pins)	DO+/RI+, DO-/RI-	-20		+20	$\mu A$
$C_{OUTPUT}$	Capacitance @ Bus Pins		DO+/RI+, DO-/RI-		5		pF
$C_{OUTPUT}$	Capacitance @ $R_{OUT}$		$R_{OUT}$		7		pF

## AC ELECTRICAL CHARACTERISTICS

Over recommended operating supply voltage and temperature ranges unless otherwise specified <sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DIFFERENTIAL DRIVER TIMING REQUIREMENTS						
t <sub>PHLD</sub>	Differential Prop. Delay High to Low <sup>(2)</sup>	R <sub>L</sub> = 27Ω, See Figure 5 and Figure 6 C <sub>L</sub> = 10 pF	1.0	1.8	2.6	ns
t <sub>PLHD</sub>	Differential Prop. Delay Low to High <sup>(2)</sup>		1.0	1.8	2.6	ns
t <sub>SKD1</sub>	Differential Skew  t <sub>PHLD</sub> –t <sub>PLHD</sub>   <sup>(3)</sup>			120		ps
t <sub>SKD2</sub>	Chip to Chip Skew <sup>(4)</sup>				1.6	ns
t <sub>SKD3</sub>	Channel to Channel Skew <sup>(5)</sup>			0.25	0.55	ns
t <sub>TLH</sub>	Transition Time Low to High			0.5	1.2	ns
t <sub>THL</sub>	Transition Time High to Low			0.5	1.2	ns
t <sub>PHZ</sub>	Disable Time High to Z	R <sub>L</sub> = 27Ω, See Figure 7 and Figure 8 C <sub>L</sub> = 10 pF		3	8	ns
t <sub>PLZ</sub>	Disable Time Low to Z			3	8	ns
t <sub>PZH</sub>	Enable Time Z to High			3	8	ns
t <sub>PZL</sub>	Enable Time Z to Low			3	8	ns
DIFFERENTIAL RECEIVER TIMING REQUIREMENTS						
t <sub>PHLD</sub>	Differential Prop. Delay High to Low <sup>(2)</sup>	See Figure 9 and Figure 10 C <sub>L</sub> = 35 pF	2.0	2.4	3.9	ns
t <sub>PLHD</sub>	Differential Prop Delay Low to High <sup>(2)</sup>		2.0	2.4	3.9	ns
t <sub>SDK1</sub>	Differential Skew  t <sub>PHLD</sub> –t <sub>PLHD</sub>   <sup>(3)</sup>			210		ps
t <sub>SDK2</sub>	Chip to Chip Skew <sup>(4)</sup>				1.9	ns
t <sub>SDK3</sub>	Channel to Channel skew <sup>(5)</sup>			0.35	0.7	ns
t <sub>TLH</sub>	Transition Time Low to High			1.5	2.5	ns
t <sub>THL</sub>	Transition Time High to Low			1.5	2.5	ns

- (1) Generator waveforms for all tests unless otherwise specified:  $f = 25\text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_r$ ,  $t_f = < 1.0\text{ ns}$  (0%–100%). To ensure fastest propagation delay and minimum skew, data input edge rates should be equal to or faster than  $1\text{ ns/V}$ ; control signals equal to or faster than  $3\text{ ns/V}$ . In general, the faster the input edge rate, the better the AC performance.
- (2) Propagation delays are specified by design and characterization.
- (3)  $t_{SKD1} |t_{PHLD} - t_{PLHD}|$  is the worse case skew between any channel and any device over recommended operation conditions.
- (4) Chip to Chip skew is the difference in differential propagation delay between any channels of any devices, either edge.
- (5) Channel to Channel skew is the difference in driver output or receiver output propagation delay between any channels within a device, common edge.

**AC ELECTRICAL CHARACTERISTICS (continued)**Over recommended operating supply voltage and temperature ranges unless otherwise specified <sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t <sub>PHZ</sub>	Disable Time High to Z	R <sub>L</sub> = 500Ω, See <a href="#">Figure 11</a> and <a href="#">Figure 12</a> C <sub>L</sub> = 35 pF		4.5	10	ns
t <sub>PLZ</sub>	Disable Time Low to Z			3.5	8	ns
t <sub>PZH</sub>	Enable Time Z to High			3.5	8	ns
t <sub>PZL</sub>	Enable Time Z to Low			3.5	8	ns
SCAN CIRCUITRY TIMING REQUIREMENTS						
f <sub>MAX</sub>	Maximum TCK Clock Frequency	R <sub>L</sub> = 500Ω, C <sub>L</sub> = 35 pF	25.0	75.0		MHz
t <sub>S</sub>	TDI to TCK, H or L		1.5			ns
t <sub>H</sub>	TDI to TCK, H or L		1.5			ns
t <sub>S</sub>	TMS to TCK, H or L		2.5			ns
t <sub>H</sub>	TMS to TCK, H or L		1.5			ns
t <sub>W</sub>	TCK Pulse Width, H or L		10.0			ns
t <sub>W</sub>	$\overline{\text{TRST}}$ Pulse Width, L		2.5			ns
t <sub>REC</sub>	Recovery Time, $\overline{\text{TRST}}$ to TCK		2.0			ns

## APPLICATIONS INFORMATION

General application guidelines and hints may be found in the following application notes: AN-808 ([SNLA028](#)), AN-1108 ([SNLA008](#)), AN-977 ([SNLA166](#)), AN-971 ([SNLA165](#)), and AN-903 ([SNLA034](#)).

There are a few common practices which should be implied when designing PCB for Bus LVDS signaling. Recommended practices are:

- Use at least 4 PCB board layer (Bus LVDS signals, ground, power and TTL signals).
- Keep drivers and receivers as close to the (Bus LVDS port side) connector as possible.
- Bypass each Bus LVDS device and also use distributed bulk capacitance between power planes. Surface mount capacitors placed close to power and ground pins work best. Two or three high frequency, multi-layer ceramic (MLC) surface mount (0.1  $\mu\text{F}$ , 0.01  $\mu\text{F}$ , 0.001  $\mu\text{F}$ ) in parallel should be used between each  $V_{CC}$  and ground. The capacitors should be as close as possible to the  $V_{CC}$  pin.
  - Multiple vias should be used to connect  $V_{CC}$  and Ground planes to the pads of the by-pass capacitors.
  - In addition, randomly distributed by-pass capacitors should be used.
- Use the termination resistor which best matches the differential impedance of your transmission line.
- Leave unused Bus LVDS receiver inputs open (floating). Limit traces on unused inputs to <0.5 inches.
- Isolate TTL signals from Bus LVDS signals

### MEDIA (CONNECTOR or BACKPLANE) SELECTION:

- Use controlled impedance media. The backplane and connectors should have a matched differential impedance.

**Table 1. Functional Table**

MODE SELECTED	DE	$\overline{\text{RE}}$
DRIVER MODE	H	H
RECEIVER MODE	L	L
tri-state MODE	L	H
LOOP BACK MODE	H	L

**Table 2. Transmitter Mode**


INPUTS		OUTPUTS	
DE	$D_{IN}$	DO+	DO–
H	L	L	H
H	H	H	L
H	$0.8\text{V} < D_{IN} < 2.0\text{V}$	X	X
L	X	Z	Z

**Table 3. Receiver Mode<sup>(1)</sup>**


INPUTS		OUTPUT
$\overline{\text{RE}}$	(RI+) – (RI–)	
L	L (< –100 mV)	L
L	H (> +100 mV)	H
L	$-100\text{ mV} < V_{ID} < +100\text{ mV}$	X
H	X	Z

- (1) X = High or Low logic state  
 L = Low state  
 Z = High impedance state  
 H = High state


## TEST CIRCUITS AND TIMING WAVEFORMS



**Figure 4. Differential Driver DC Test Circuit**



**Figure 5. Differential Driver Propagation Delay and Transition Time Test Circuit**



**Figure 6. Differential Driver Propagation Delay and Transition Time Waveforms**






Figure 7. Driver Tri-State Delay Test Circuit




Figure 8. Driver Tri-State Delay Waveforms




Figure 9. Receiver Propagation Delay and Transition Time Test Circuit




Figure 10. Receiver Propagation Delay and Transition Time Waveforms




Figure 11. Receiver Tri-State Delay Test Circuit




Figure 12. Receiver Tri-State Delay Waveforms

## TYPICAL BUS APPLICATION CONFIGURATIONS




Figure 13. Bi-Directional Half-Duplex Point-to-Point Applications





Figure 14. Multi-Point Bus Applications

## DESCRIPTION OF BOUNDARY-SCAN CIRCUITRY

The SCAN92LV090 features two unique Scan test modes, each which requires a unique BSDL model depending on the level of test access and fault coverage goals. In the first mode (Mode0), only the TTL Inputs and Outputs of each transceiver are accessible via a 1149.1 compliant protocol. In the second mode (Mode1), both the TTL Inputs and Outputs and the differential LVDS I/Os are included in the Scan chain.


All test modes are handled by the ATPG software, and BSDL selection should be invisible to the user.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.



**Figure 15. Bypass Register Scan Chain Definition  
Logic 0**

The INSTRUCTION register is an eight-bit register which captures the value 00111101.




**Figure 16. Instruction Register Scan Chain Definition**

**Table 4. MSB → LSB (Mode0)**


Instruction Code	Instruction
00000000	EXTEST
10000010	SAMPLE/PRELOAD
10000111	CLAMP
00000110	HIGHZ
All Others	BYPASS

**Table 5. MSB → LSB (Mode1)**

Instruction Code	Instruction
10011001	EXTEST
10010010	SAMPLE/PRELOAD
10001111	CLAMP
00000110	HIGHZ
All Others	BYPASS



**Figure 17. Mode 0 Boundary Scan Register Configuration**  
(Refer to the BSDL for exact register order)



**Figure 18. Mode 1 Boundary Scan Register Configuration**  
(Refer to the BSDL for exact register order)

REVISION HISTORY

Changes from Revision H (April 2013) to Revision I	Page
<ul style="list-style-type: none"><li>Changed layout of National Data Sheet to TI format .....</li></ul>	<a href="#">13</a>

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SCAN92LV090SLC	NRND	NFBGA	NZC	64	360	Non-RoHS & Green	Call TI	Call TI	-40 to 85	SCAN92LV090 SLC	
SCAN92LV090SLC/NOPB	ACTIVE	NFBGA	NZC	64	360	RoHS & Green	SNAGCU	Level-4-260C-72 HR	-40 to 85	SCAN92LV090 SLC	<a href="#">Samples</a>
SCAN92LV090VEH/NOPB	ACTIVE	LQFP	PM	64	160	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	SCAN92LV090 VEH	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=100ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




**PM0064A**

## PACKAGE OUTLINE

**LQFP - 1.6 mm max height**

## PLASTIC QUAD FLATPACK



4215162/A 03/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MS-026.




# EXAMPLE STENCIL DESIGN

PM0064A

LQFP - 1.6 mm max height

PLASTIC QUAD FLATPACK




SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:8X

4215162/A 03/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

NZC0064A



SLC64A (Rev C)

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021, Texas Instruments Incorporated