

SCES085I-AUGUST 1996-REVISED OCTOBER 2004

FEATURES	DGG, DGV, OR	
 Member of the Texas Instruments Widebus™ Family 	(TOP V	
Operates From 1.65 V to 3.6 V		56 0E4
• Max t _{pd} of 4.4 ns at 3.3 V	1B1 🛛 2	55 8B1
• \pm 12-mA Output Drive at 3.3 V	1B2 🛛 3	54 8B2
•	GND 🛛 4	53 GND
 Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are 	1B3 🛛 5	52 0 8B3
Required	1B4 🛛 6	51 8B4
•	V _{CC} 7	50 V _{CC}
Bus Hold on Data Inputs Eliminates the Need for External Bullum/Bulldown Basisters	1A 🛛 8	49 0 8A
for External Pullup/Pulldown Resistors	2B1 9	48 7B1
Latch-Up Performance Exceeds 250 mA Per	2B2 10	47 7B2
JESD 17	GND 11	46 GND
	2B3 12	45 7B3
DESCRIPTION/ORDERING INFORMATION	2B4 13	44 7B4
This 1-bit to 4-bit address driver is designed for	2A 14	43 7A
1.65-V to 3.6-V V _{CC} operation.	3A [15	42 6A
The SN74ALVCH162344 is used in applications in	3B1 [] 16	41 6B1
which four separate memory locations must be	3B2 17	40 6B2
addressed by a single address.	GND 18	39 GND
The outputs, which are designed to sink up to 12 mA,	3B3 [19	38 6B3
include equivalent 26- Ω resistors to reduce overshoot	3B4 [] 20 4A [] 21	37 6B4 36 5A
and undershoot.		E
To ensure the bigh impedance state during neuron up	V _{CC} [] 22 4B1 [] 23	35 V _{CC} 34 5B1
To ensure the high-impedance state during power up or power down, the output-enable (OE) inputs should	4B1 [] 23 4B2 [] 24	34] 5B2
be tied to V_{CC} through a pullup resistor; the minimum	GND 25	32 GND
value of the resistor is determined by the	4B3 26	31 5B3
current-sinking capability of the driver.	4B3 [] 20 4B4 [] 27	30 5B4
Active bus-hold circuitry holds unused or undriven	0E2 28	29 0E3
	<u> </u>	

ORDERING INFORMATION

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	SSOP - DL	Tube	SN74ALVCH162344DL	ALVCH162344	
-40°C to 85°C	330F - DL	Tape and reel	SN74ALVCH162344DLR	ALVCH102344	
	TSSOP - DGG	Tape and reel	SN74ALVCH162344GR	ALVCH162344	
	TVSOP - DGV	Tape and reel	SN74ALVCH162344VR	VH2344	

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at (1) www.ti.com/sc/package.



recommended.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not


SCES085I-AUGUST 1996-REVISED OCTOBER 2004




A-TO-B FUNCTION TABLE

INPL	JTS	OUTPUT
ŌĒ	Α	Bn
L	Н	Н
L	L	L
Н	Х	Z

SCES085I-AUGUST 1996-REVISED OCTOBER 2004



LOGIC DIAGRAM (POSITIVE LOGIC)



SCES085I-AUGUST 1996-REVISED OCTOBER 2004



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	4.6	V
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	
	Continuous current through each V _{CC} or GN	D		±100	mA
		DGG package		64	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DGV package		48	°C/W
		DL package		56	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	$0.65 imes V_{CC}$		
VIH	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
		V_{CC} = 2.7 V to 3.6 V	2		
		V _{CC} = 1.65 V to 1.95 V		$0.35 imes V_{CC}$	
V _{IL}	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V
		V_{CC} = 2.7 V to 3.6 V		0.8	
VI	Input voltage		0	V _{CC}	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-2	
		$V_{CC} = 2.3 V$		-6	
I _{OH}	High-level output current	$V_{CC} = 2.7 V$		-8	mA
		$V_{CC} = 3 V$		-12	
		V _{CC} = 1.65 V		2	
		V _{CC} = 2.3 V		6	
I _{OL}	Low-level output current	$V_{CC} = 2.7 V$		8	mA
		$V_{CC} = 3 V$		12	1
$\Delta t/\Delta v$	Input transition rise or fall rate	· · ·		10	ns/V
T _A	Operating free-air temperature		-40	85	°C

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCES085I-AUGUST 1996-REVISED OCTOBER 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2			
	I _{OH} = -2 mA	1.65 V	1.2			
	I _{OH} = -4 mA	2.3 V	1.9			
V _{OH}		2.3 V	1.7			V
	I _{OH} = -6 mA	3 V	2.4			
	I _{OH} = -8 mA	2.7 V	2			
	I _{OH} = -12 mA	3 V	2			
	I _{OL} = 100 μA	1.65 V to 3.6 V			0.2	
	I _{OL} = 2 mA	1.65 V			0.45	
	I _{OL} = 4 mA	2.3 V			0.4	
V _{OL}		2.3 V			0.55	V
	$I_{OL} = 6 \text{ mA}$	3 V			0.55	
	I _{OL} = 8 mA	2.7 V			0.6	
	I _{OL} = 12 mA	3 V			0.8	
l _l	$V_{I} = V_{CC} \text{ or } GND$	3.6 V			±5	μΑ
	V ₁ = 0.58 V	1.65 V	25			
	V _I = 1.07 V	1.65 V	-25			
	V ₁ = 0.7 V	2.3 V	45			
I _{I(hold)}	V ₁ = 1.7 V	2.3 V	-45			μA
	V ₁ = 0.8 V	3 V	75			
	V ₁ = 2 V	3 V	-75			
	$V_{\rm I} = 0$ to 3.6 V ⁽²⁾	3.6 V			±500	
l _{oz}	$V_0 = V_{CC}$ or GND	3.6 V			±10	μΑ
I _{CC}	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	3.6 V			40	μΑ
Δl _{CC}	One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μA
Control inputs		2.2.1/		2.5		~ Г
C _i Data inputs	$V_{I} = V_{CC} \text{ or } GND$	3.3 V		3.5		pF
C _o Outputs	$V_0 = V_{CC}$ or GND	3.3 V		4		pF

(1)

All typical values are at V_{CC} = 3.3 V, T_A = 25°C. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2) another.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V	V _{CC} = 2 ± 0.2	2.5 V V	V _{CC} = 2	2.7 V	V _{CC} = 3 ± 0.3	8.3 V V	UNIT
	(INPOT)	(001201)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	В	(1)	1	4.9		5.1	1.4	4.4	ns
t _{en}	OE	В	(1)	1	6.4		6.6	1.2	5.7	ns
t _{dis}	ŌĒ	В	(1)	1	5.4		4.7	1.2	4.5	ns
t _{sk(0)} ⁽²⁾									0.35	ns
t _{sk(o)} ⁽³⁾									0.5	ns

This information was not available at the time of publication. (1)

(2) Skew between outputs of the same bank and same package (same transition)

(3)Skew between outputs of all banks of same package (A1-A8 tied together)



OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$

	PARAME	TER	TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
C	Power dissipation	Outputs enabled	C = 0 pE f = 10 MHz	(1)	68	82	٥F
Cpd	capacitance	Outputs disabled	C _L = 0 pF, f = 10 MHz	(1)	12	14	рг

(1) This information was not available at the time of publication.

SCES085I-AUGUST 1996-REVISED OCTOBER 2004

S1

Open

V_{LOAD} GND


TEST

t_{pd}


t_{PLZ}/t_{PZL}

t_{PHZ}/t_{PZH}

PARAMETER MEASUREMENT INFORMATION




V	IN	PUT	v	v	~	Б	v	
VCC	v _{cc} v _i		V _M	V _{LOAD}	CL	RL	V_{Δ}	
1.8 V \pm 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	1 k Ω	0.15 V	
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V	
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
3.3 V \pm 0.3 V	2.7 V	≤ 2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Ω = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALVCH162344DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162344	Samples
SN74ALVCH162344GR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVCH162344	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVCH162344GR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

24-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVCH162344GR	TSSOP	DGG	56	2000	367.0	367.0	45.0

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



PACKAGE OUTLINE

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0056A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0056A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated