

18-Bit, 15 MSPS, µModule Data Acquisition Solution

Preliminary Technical Data

ADAQ23878

FEATURES

Integrated fully differential ADC driver with signal scaling Wide input common-mode voltage range High common-mode rejection
Single-ended to differential conversion
Pin selectable input range with over-range Input Ranges with 4.096V REFBUF: ±10V, ±5V, ±4.096V, ±2.5V and ±1.5V

Gain/Attenuation Options: 0.37, 0.73, 0.87, 1.38 and 2.25 Critical passive components

0.005% precision matched resistor array for FDA

9 mm × 9 mm, 0.8 mm pitch, 100-ball BGA package 2.5× footprint reduction versus discrete solution

Low power, dynamic power scaling, power-down mode

143 mW typical at 15 MSPS

Throughput: 15 MSPS, no pipeline delay INL: ±0.6 LSB typical, ±TBD LSB maximum

SINAD: 89 dB typical at 1 kHz

THD: -115 dB at 1 kHz, -106 dB at 400 kHz

Gain error: 0.005% typical Gain error drift: 1 ppm/°C typical

On-board reference buffer with VCMO generation

Serial LVDS interface

Wide operating temperature range: -40°C to +85°C

APPLICATIONS

ATE

Data acquisition
Hardware in the Loop (HiL)
Power analyzers
Non-destructive test (acoustic emissions)
Mass spectrometry
Travelling wave fault location
Medical imaging and instruments

GENERAL DESCRIPTION

The ADAQ23878 is a precision, high speed, μ Module* data acquisition solution that reduces the development cycle of a precision measurement systems by transferring the design burden of component selection, optimization, and layout from the designer to the device.

Using System-in-Package (SIP) technology, the ADAQ23878 reduces end system component count by combining multiple common signal processing and conditioning blocks in a single device, including a low noise, fully differential ADC driver (FDA), a stable reference buffer, and a high speed, 18-bit, 15 MSPS successive approximation register (SAR) ADC.

The ADAQ23878 also incorporates the critical passive components with superior matching and drift characteristics using Analog Devices, Inc., iPassive* technology to minimize temperature dependent error sources and to offer optimized performance. The fast settling of the ADC driver stage and no latency of the SAR ADC provide a unique solution for high channel count multiplexed signal chain architectures and control loop applications.

The small footprint, 9 mm \times 9 mm BGA package enables smaller form factor instruments without sacrificing performance. The system integration solves many design challenges while the device still provides the flexibility of a configurable ADC driver feedback loop to allow gain or attenuation adjustments, as well as fully differential or single-ended to differential input. A single 5 V supply operation is possible while achieving optimum performance from the device.

The ADAQ23878 features a serial LVDS digital interface with one-lane or two-lane output modes, allowing the user to optimize the interface data rate for each application. The specified operation of the μ Module is from -40° C to $+85^{\circ}$ C.

FUNCTIONAL BLOCK DIAGRAM




Figure 1. ADAQ23878 Configured for Gain = 0.37, \pm 10V differential input range

ADAQ23878

Preliminary Technical Data

TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
Revision History Error! Bookmark not	defined.
Specifications	3
Timing Specifications	5
Absolute Maximum Ratings	7
Thermal Resistance	7
Electrostatic Discharge (ESD) Ratings	7
ESD Caution	7
Pin Configuration and Function Descriptions	8
Typical Performance Characteristics	11
Terminology	17

Theory of Operation	. 18
Circuit Information	. 18
Transfer Function	. 18
Applications Information	. 19
Typical Application Diagram	. 19
Voltage Reference Input	. 22
Common-Mode Output	. 23
Power Supply	. 23
Digital Interface	. 24
Board Layout	. 26
Outline Dimensions	27

SPECIFICATIONS

 $VDD = 5 \ V \pm 5\%, VS + = 5 \ V \pm 5\%, VS - = -1 \ V \pm 5\%, VS - = 0 \ V^1 \ (95\% \ of \ V_{IN}), VIO = 2.375 \ V \ to \ 2.625 \ V, REFBUF = 4.096 \ V, sampling frequency (fs) = 15 \ MSPS, Gain = 0.37, 0.73, 0.87, 1.38 \ and 2.25, all specifications T_{MIN} to T_{MAX}, unless otherwise noted.$

Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit ²	
RESOLUTION		18			Bits	
ANALOG INPUT IMPEDANCE, Z _{IN}	IN1+, IN1-, IN2+, IN2-, SJ+, and SJ-					
	Single ended to differential configuration					
	Gain = 0.37 (Rf = $1375\Omega \mid \mid 1000\Omega$),		1816		Ω	
	VIN = 20Vp-p					
	Gain = 0.73 (Rf = 1571 Ω 1375 Ω),		1268		Ω	
	VIN = 10Vp-p					
	Gain = 0.87, VIN = 8.1912 Vp-p		2050		Ω	
	Gain = 1.38, VIN = 5Vp-p		1407		Ω	
	Gain = 2.25 (Rg =1571 Ω 1000 Ω),		935		Ω	
	VIN = 3Vp-p					
	Fully Differential configuration					
	Gain = 0.37 (Rf = $1375\Omega \parallel 1000\Omega$),		3143		Ω	
	VIN = 20Vp-p		55			
	Gain = $0.73(Rf = 1571\Omega 1375\Omega)$,		2000		Ω	
	VIN = 10Vp-p					
	Gain = 0.87, VIN = 8.1912Vp-p		3143		Ω	
	Gain = 1.38, VIN = 5Vp-p		2000		Ω	
	Gain = $2.25 (Rg = 1571\Omega 1000\Omega)$, 1222				Ω	
	VIN = 3Vp-p					
Input Capacitance	IN1+, IN1-		3.3		pF	
Differential Input Voltage Range, V _{IN} ³	Gain = 0.37 , VIN = $20Vp-p$	-10		+10	V	
	Gain = 0.73, VIN = 10Vp-p	- 5		+5	V	
	Gain = 0.87, VIN = 8.192Vp-p	-4.096		+4.096	V	
	Gain = 1.38, VIN = 5 Vp-p	-2.5		+2.5	V	
	Gain = 2.25, VIN = 3Vp-p	-1.5		+1.5	V	
THROUGHPUT						
Complete Cycle		66.6			ns	
Conversion Time		54	58	63	ns	
Acquisition Phase ⁴			t _{CYC} – 39		ns	
Throughput Rate ⁵		0.02		15	MSPS	
Transient Response ⁶	Full-scale step		52		ns	
DC ACCURACY	Single-ended and differential configuration					
No Missing Codes		18			Bits	
Integral Linearity Error		-TBD	±0.6	+TBD	LSB	
Differential Linearity Error		-TBD	±0.25	+TBD	LSB	
Transition Noise			0.73		LSB _{RMS}	
Gain Error		-TBD	±0.005	+TBD	%FS	
Gain Error Drift		-TBD	±0.05	+TBD	ppm/°C	
Offset Error		-TBD		+TBD	mV	
Offset Error Drift			±0. 25	+TBD	ppm/°C	
Common Mode Rejection Ratio (CMRR), Input Referred	$\Delta V_{\text{ICM}}/\Delta V_{\text{OSDIFF}}$		96		dB	
Power Supply Rejection Ratio (PSRR)						
Positive	VDD = 4.75 V to 5.25 V		105		dB	
	VS+ = 4.75 V to 5.25 V, VS- = -1 V		115		dB	
Negative	VS+ = +5 V, VS- = -0.75 V to -1.25 V		103		dB	
1/f Noise ⁷	Bandwidth = 0.1 Hz to 10 Hz		9		μV p-p	
Input Current Noise	f = 100 kHz		1		pA/√Hz	

Rev. PrA | Page 3 of 27

ADAQ23878

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit ²
AC ACCURACY ⁸	Single-ended and differential configuration		·		
Dynamic Range	f _{IN} = 1 kHz, -60 dB input	TBD	89.5		dB
Total RMS Noise, RTI	All gains		91.6		μV _{RMS}
Input Voltage Noise	All gains		11.28		nV/√Hz
Signal-to-Noise Ratio	$f_{IN} = 1 \text{ kHz}$	TBD	89.3		dB
3	$f_{IN} = 100 \text{ kHz}$		88.5		dB
	$f_{IN} = 400 \text{ kHz}$		88		dB
	f _{IN} = 1 MHz		87.5		dB
Signal-to-Noise + Distortion (SINAD)	$f_{IN} = 1 \text{ kHz}$	TBD	89		dB
	$f_{IN} = 100 \text{ kHz}$		88		dB
	$f_{IN} = 400 \text{ kHz}$		87.5		dB
	$f_{IN} = 1 \text{ MHz}$		87		dB
Total Harmonic Distortion (THD)	f _{IN} = 1 kHz		-115		dB
, , , , , , , , , , , , , , , , , , , ,	$f_{IN} = 100 \text{ kHz}$		-111		dB
	$f_{IN} = 400 \text{ kHz}$		-106		dB
	$f_{IN} = 1 \text{ MHz}$		-90		dB
Spurious-Free Dynamic Range	$f_{iN} = 1 \text{ kHz}$		114		dB
spanisus rec 2)a.menange	$f_{IN} = 100 \text{ kHz}$		110		dB
	$f_{\rm IN} = 400 \text{kHz}$		105		dB
	$f_{\text{IN}} = 1 \text{ MHz}$		91		dB
–3 dB Input Bandwidth, RC Filter	Voutdiff = 2Vpp		42		MHz
Aperture Delay ⁹	VOUIDIFF — ZVPP		0		ns
Aperture Delay Aperture Jitter ⁹			0.25		PS RMS
REFERENCE			0.23		PSKIVIS
REFIN, Internal Reference Output	Output current (Ιουτ) = 0 μΑ	2.028	2.048	2.068	V
Voltage	Output current (1001) = 0 μA	2.020	2.040	2.000	•
Temperature Coefficient			±5	±20	ppm/°C
Output Impedance			15		kΩ
Line Regulation	VDD = 4.75 V to 5.25 V		0.3		mV/V
Input Voltage Range	REFIN overdriven	2.028	2.048	2.068	V
REFBUF, Reference Buffer Output	REFIN = 2.048 V	4.056	4.096	4.136	V
Voltage					
Input Voltage Range	REFBUF overdriven ¹⁰	4.056	4.096	4.136	V
Load Current	REFBUF = 4.096 V (REFBUF overdriven)		1.6	1.8	mA
	REFBUF = 4.096 V (REFBUF overdriven)		0.5		mA
VCMO ¹¹					
Common-Mode Output Voltage	REFBUF = 4.096 V, IOUT = 0 μA	2.028	2.048	2.028	V
Output Impedance	-1 mA < IOUT < +1 mA		15		Ω
DIGITAL INPUTS					
Logic Levels					
Input Low Voltage, V _{IL}	VIO = 2.5 V			0.6	V
Input High Voltage, V _H	VIO = 2.5 V	1.7			V
Digital Input Current	VIN = 0 V to 2.5 V	-10		+10	μΑ
Input Pin Capacitance			3		pF
CNV+/CNV- and CLK+/CLK-					
(LVDS Clock Input)					
Differential Input Voltage, V _{ID}		175	350	650	mV
Common Mode Input Voltage, V _{ICM}		0.8	1.25	1.7	V
DCO+/DCO-, DA+/DA-, DB+/DB- (LVDS Outputs)					
V _{OD} , Differential Output Voltage	100 Ω differential load	247	350	454	mV
Vos, Common Mode Output	100 Ω differential load	1.125	1.25	1.375	V
Voltage	. To 12 differential load	23	1.23	1.575	
POWER-DOWN MODE		1			

Preliminary Technical Data

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit ²
ADC Driver (PDB_AMP)/ ADC (PDB_ADC)					
Low	Power-down mode		<1		V
High	Enabled, normal operation		>1.7		V
POWER REQUIREMENTS					
VDD		4.75	5	5.25	V
VS+		3	5	VS-+ 10	V
VS-		VS+ - 10	0	+0.1	V
VIO		2.375	2.5	2.625	V
Total Standby Current ^{12, 13}	Static, all devices enabled		45	52	mA
	Static, all devices disabled		0.1	0.4	μΑ
ADAQ23878 Current Draw					
VDD			3.8	TBD	mA
VS+/VS-			4	TBD	mA
VIO			40	TBD	mA
ADAQ23878 Power Dissipation	VDD = 5 V, VS + = 5 V, VS - = 0 V				
VDD			19	TBD	mW
VS+/VS-	Gain = 0.37		24	TBD	mW
VIO	One-lane mode ¹⁴		100	TBD	mW
Total			143	TBD	mW
TEMPERATURE RANGE					
Specified Performance	T _{MIN} to T _{MAX}	-40		+85	°C

¹ For gain = 0.37, 0.73, 0.87, 1.38 and 2.25, limit the differential input range, V_{BN} to 95% to allow enough footroom for the ADC driver with VS− = 0 V to achieve the specified performance.
² The LSB unit means least significant bit. The weight of the LSB, referred to input, changes depending on the input voltage range.
³ The differential input ranges, V_{BN} must be within allowed input common-mode range as per Figure 3 to Figure 7.V_{BN} is dependent on the VS+/VS− supply rails used.
⁴ The acquisition phase is the time available for the input sampling capacitors to acquire a new input with the ADAQ23878 running at a throughput rate of 15 MSPS.
⁵ f₂ = 15 MHz, IREFBUF varies linearly with throughput rate.

TIMING SPECIFICATIONS

 $VDD = 5 V \pm 5\%, VS + = 5 V \pm 5\%, VS - = -1 V \pm 5\%, VS - = 0 V^{\dagger}$ (95% of V_{IN}), VIO = 2.375 V to 2.625 V, REFBUF = 4.096 V, sampling frequency (fs) = 15 MSPS, gain = 0.37, 0.73, 0.87, 1.38 and 2.25, all specifications T_{MIN} to T_{MAX}, unless otherwise noted.

Table 2. Digital Interface Timing

Parameter	Symbol	Min	Тур	Max	Unit
Sampling Frequency	f _{SMPL}	0.02		15	MSPS
Conversion Time—CNV± Rising Edge to Data Available	t _{CONV}	54	58	63	ns
Acquisition Phase	t _{ACQ}		$t_{\text{CYC}} - 39$		ns
Time Between Conversions	tcyc	66.6		50,000	ns
CNV± High Time	t _{CNVH}	5			ns
CNV± Low Time	t _{CNVL}	8			ns
CNV± Rising Edge to First CLK± Rising Edge from the Same Conversion	t _{FIRSTCLK}	65			ns
CNV± Rising Edge to Last CLK± Falling Edge from the Previous Conversion	t lastclk			49	ns
CLK± to DCO± Delay	t _{CLKDCO}	0.7	1.3	2.3	ns
CLK± Low Time	t _{CLKL}	1.25			ns
CLK± High Time	t _{CLKH}	1.25			ns
CLK± to DA±/DB± Delay	t _{CLKD}	0.7	1.3	2.3	ns
DCO± to DA±/DB± skew	t _{SKEW}	-200	0	200	ps
Sampling Delay Time	t _{AP}		0		ns
Sampling Delay Jitter	t _{JITTER}		0.25		ps _{RMS}

⁶ Transient response is the time required for the ADAQ23878 to acquire a full-scale input step to within ±1 LSB accuracy. Guaranteed by design, not subject to test.

⁷ See the 1/f noise plot in Figure 25.

⁸ All ac specifications expressed in decibels are referenced to the full-scale input range (FSR) and are tested with an input signal at 1 dB below full scale, unless otherwise specified.
9 Guaranteed by design, not subject to test.

¹⁰ When REFBUF is overdriven, the internal reference buffer must be turned off by setting REFIN = 0 V. Refer to the Voltage Reference Input section for more information.

The VCMO voltage can be used for other circuitry. However, drive the voltage with a buffer to ensure the VCMO voltage remains stable as per the specified range.

With all digital inputs forced to VIO or GND, as required.

During the acquisition phase.
 In two-lane mode, the VIO power dissipation is about 10 mW higher than one-lane mode.

Timing Diagrams




Figure 2. One-Lane Output Mode Timing Diagram




Figure 3. Two-Lane Output Mode Timing Diagram




Figure 4. Data Output Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 3.

Table 3.	
Parameter	Rating
Analog Inputs	
IN1+, IN1- to GND	−12 V to +12 V or ±24 mA
IN2+, IN2- to GND	−12 V to +12 V or ±24 mA
Supply Voltage	
VDD to GND	6 V
VIO to GND	2.8 V
VS+ to VS-	11 V
VS+ to GND	−0.3 V to +11 V
VS- to GND	−11 V to +0.3 V
REFBUF to GND	−0.3 V to VDD + 0.3 V
REFIN to GND	−0.3 V to +2.8 V
Digital Inputs to GND	−0.3 V to VIO + 0.3 V
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
Lead Temperature Soldering	260°C reflow as per JEDEC J-STD-020

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 θ_{JA} is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure. θ_{JC} is the junction to case thermal resistance.

Table 4. Thermal Resistance

Package Type ¹	θ _{JA}	θ _{JC}	Unit
BC-100-7	48.4	35.1	°C/W

¹ Test Condition 1: thermal impedance simulated values are based on use of a 2S2P JEDEC PCB.

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for the handling of ESD sensitive devices in an ESD protected area only.

The human body model (HBM) is per ANSI/ESDA/JEDDEC JS-001. The field induced charged device model (FICDM) per ANSI/ESDA/JEDEC JS-002.

Table 5. ADAQ23878, 100-Ball CSP_BGA

ESD Model	Withstand Threshold (V)
НВМ	1250
FICDM	750

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

	1	2	3	4	5	6	7	8	9	10
A	GND	IN1-	IN1+	IN2-	IN2+	8J-	SJ+	VIO	GND	CNV+
В	PDB_AMP	IN1-	IN1+	IN2-	IN2+	SJ-	SJ+	TWOLANES	GND	CNV-
С	OUT+	VS+	OUT-	VS+	vs-	GND	GND	GND	GND	GND
D	OUT+	GND	OUT-	GND	GND	VСМО	GND	GND	GND	CLK+
E	GND	GND	GND	VS+	GND	GND	GND	GND	GND	CLK-
F	NC	NC	GND	GND	GND	GND	GND	GND	GND	GND
G	GND	GND	GND	GND	GND	GND	GND	GND	GND	DCO+
н	VS+	GND	GND	GND	GND	GND	GND	GND	GND	DCO-
J	VS-	GND	REFBUF	REFBUF	GND	GND	GND	GND	GND	DA+
к	GND	GND	REFIN	GND	PDB_ADC	VDD	TESTPAT	DB-	DB+	DA-

Figure 5. 100-Ball CSP BGA Top View

Table 6. Pin Function Descriptions

Table 6. Fin Function Descriptions						
Pin No.	Mnemonic	Type ¹	Description			
A1, A9, B9, C6, C7, C8, C9,	GND	Р	Power Supply Ground.			
C10, D2, D4, D5, D7, D8, D9,						
E1, E2, E3, E5, E6, E7, E8, E9,						
F3, F4, F5, F6, F7, F8, F9, F10,						
G1, G2, G3, G4, G5, G6, G7,						
G8, G9, H2, H3, H4, H5, H6,						
H7, H8, H9, J2,J5, J6, J7, J8, J9,						
K1, K2, K4						
A2, B2	IN1-	Al	Negative Input of FDA Connected to 1000Ω Resistor.			
A3, B3	IN1+	Al	Positive Input of FDA Connected to 1000 Ω Resistor.			
A4, B4	IN2-	Al	Negative input of FDA connected to 1571Ω resistor.			
A5, B5	IN2+	Al	Positive input of FDA connected to 1571Ω resistor.			
A6, B6	SJ-	Al	Negative input of FDA.			

Rev. PrA | Page 8 of 27

Di- N-			D
Pin No.	Mnemonic	Type ¹	Description Resitive input of EDA
A7, B7	SJ+	Al	Positive input of FDA.
A8	VIO	P	2.5 V Analog and Output Power Supply. The range of VIO is 2.375 V to 2.625 V. Bypass this pin to GND with an at least 2.2 μF (0402, X5R) ceramic capacitor.
A10	CNV+	DI	Conversion Start LVDS Input. A rising edge on CNV+ puts the internal sample and hold in hold mode and starts a conversion cycle. CNV+ can be also driven with a 2.5 V CMOS signal if CNV– is connected to GND.
B1	PDB_AMP	DI	Active Low. Connect this pin to GND to power down the fully differential ADC driver. Otherwise, connect this pin to VS+.
B8	TWOLANES	DI	Digital Input that Enables Two-Lane Output Mode. When TWOLANES is connected high (two-lane output mode), the ADAQ23878 outputs 2 bits at a time on DA-/DA+ and DB-/DB+. When TWOLANES is low (one-lane output mode), the ADAQ23878 outputs 1 bit at a time on DA-/DA+, and DB-/DB+ are disabled. Logic levels are determined by VIO.
B10	CNV-	DI	Conversion Start LVDS Input. A rising edge on CNV+ puts the internal sample and hold in hold mode and starts a conversion cycle. CNV+ can be also driven with a 2.5 V CMOS signal if CNV- is connected to GND.
C1, D1	OUT+	AO P	Positive Output of the FDA FDA and Reference Buffer Positive Supply. The LDO output generating the VS+
C2, C4, E4, H1	VS+	P	supply of μ Module must be bypassed with at least 2.2 μ F (0402, X5R) ceramic capacitor to GND.
C3, D3	OUT-	AO	Negative Output of the FDA
C5, J1	VS-	Р	FDA Negative Supply. Bypass this pin to GND with an at least 2.2 µF (0402, X5R) ceramic capacitor.
D6	VCMO	AO	FDA Output Common-Mode Voltage. This pin is nominally REFBUF/2.
D10	CLK+	DI	LVDS Clock Input. This pin is an externally applied clock that serially shifts out the conversion result.
E10	CLK-	DI	LVDS Clock Input. This is an externally applied clock that serially shifts out the conversion result.
F1, F2	NC		Do Not Connect.
G10	DCO+	DO	LVDS Data Clock Output. This is an echoed version of CLK+/CLK- that can be used to latch the data outputs.
H10	DCO-	DO	LVDS Data Clock Output. This is an echoed version of CLK+/CLK- that can be used to latch the data outputs.
J3, J4	REFBUF	AO	Reference Buffer Output Voltage. As a required component of SAR architecture, a 10 µF ceramic bypass capacitor is already laid out within the ADAQ23878 between REFBUF and GND. Therefore, adding a second, smaller capacitor in parallel with the 10 µF capacitor may degrade performance and is not recommended. The common mode voltage of VCMO and LVDS pins are derived from the REFBUF, therefore, a voltage at REFBUF pin must be stable after the ADAQ23878 is powered on or exits power-down mode before starting a conversion cycle.
J10	DA+	DO	Serial LVDS Data Output. In one-lane output mode, DB-/DB+ are not used and their LVDS driver is disabled to reduce power consumption.
К3	REFIN	P	Internal Reference Output/Reference Buffer Input. The output voltage of the internal reference, nominally 2.048 V, is output on this pin. An external reference can be applied to REFIN if a more accurate reference is required. If the internal reference buffer is not used, connect REFIN to GND to power down the buffer and connect an external buffered reference to REFBUF.
K5	PDB_ADC	DI	Digital Input that Enables the Power-Down Mode. When PDB_ADC is low, an internal ADC core enters power-down mode, and all circuitry (including the LVDS interface) is shutdown. When PDB_ADC is high, the device operates normally. Logic levels are determined by VIO.
K6	VDD	Р	5 V Analog Power Supply. The range of VDD is 4.75 V to 5.25 V. Bypass the VDD pin to GND with an at least 2.2 μ F (0402, X5R) ceramic capacitor.
K7	TESTPAT	DI	Digital Input that Forces the LVDS Data Outputs to be a Test Pattern. When TESTPAT is high, the digital outputs are test pattern. When TESTPAT is low, the digital outputs are the ADAQ23878 conversion result. Logic levels are determined by VIO.
K8	DB-	DO	Serial LVDS Data Output. In one-lane output mode, DA-/DA+ are not used and their LVDS driver is disabled to reduce power consumption.

Pin No.	Mnemonic	Type ¹	Description
К9	DB+	DO	Serial LVDS Data Outputs. In one-lane output mode, DA-/DA+ are not used and their LVDS driver is disabled to reduce power consumption.
K10	DA-	DO	Serial LVDS Data Outputs. In one-lane output mode, DB–/DB+ are not used and their LVDS driver is disabled to reduce power consumption.

¹ Al is analog input, AO is analog output, P is power, DI is digital input, NC is no connection, and DO is digital output.

TYPICAL PERFORMANCE CHARACTERISTICS

 $VDD = 5 \text{ V} \pm 5\%$, $VS + = 5 \text{ V} \pm 5\%$, $VS - = -1 \text{ V} \pm 5\%$, $VS - = 0 \text{ V}^1$ (95% of V_{IN}), VIO = 2.375 V to 2.625 V, REFBUF = 4.096 V, sampling frequency (f_S) = 15 MSPS, Gain = 0.37, 0.73, 0.87, 1.38 and 2.25, all specifications T_{MIN} to T_{MAX} , unless otherwise noted.




Figure 6. INL vs. Code for Various Temperatures, $f_S = 15$ MSPS




Figure 9. DNL vs. Code for Various Temperatures, $f_S = 15$ MSPS




Figure 7. INL vs. Code for Various Temperatures, $f_S = 10$ MSPS




Figure 10. DNL vs. Code for Various Temperatures, $f_S = 10$ MSPS




Figure 8. ADC Driver Open-Loop Gain and Phase vs. Frequency




Figure 11. ADC Driver Frequency Response

TBD

Figure 12. Histogram of a DC Input at the Code Center

TBD

Figure 13. 1 kHz, –1 dBFS Input Tone FFT, Wide View, Differential

TBD

Figure 14. 400 kHz, –3 dBFS Input Tone FFT, Wide View, Differential

TBD

Figure 15. Histogram of a DC Input at the Code Transition

TBD

Figure 16. 100 kHz, -3 dBFS Input Tone FFT, Wide View, Differential

TBD

Figure 17. 1 kHz, -1 dBFS Input Tone FFT, Wide View, Single-Ended, VCMO = 0 V

TBD

Figure 18. 1 MHz, -6 dBFS Input Tone FFT, Wide View, Differential




Figure 19. SNR, SINAD vs. Throughput for Various Temperatures, $f_{IN} = 1 \text{ kHz}$




Figure 20. SNR, SINAD and ENOB vs. Input Frequency




Figure 21. Dynamic Range and SNR vs. Oversampling Rate for Input Frequencies




Figure 22. THD and SFDR vs. Throughput for Various Temperatures, $f_{IN} = 1 \text{ kHz}$




Figure 23. THD vs. Input Frequency, Gain = 0.87, ±4.096V Differential Input




Figure 24. CMRR vs. Frequency




Figure 25. Gain Error vs. Temperature




Figure 26. Internal Reference Output vs. Temperature




Figure 27. PSRR vs. Frequency




Figure 28. Offset Error vs. Temperature




Figure 29. Transition Noise vs. Temperature




Figure 30. Operating Current vs. Temperature




Figure 31. Power Dissipation vs. Throughput, 25°C




Figure 32. Output Overdrive recovery vs. Time, $f_{IN} = 10 \text{ kHz}$




Figure 33. Input Common-Mode Voltage vs. ADC Driver Output Voltage, Gain = 0.37, ±10V Differential Input




Figure 34. Input Common-Mode Voltage vs. ADC Driver Output Voltage, Gain = 0.37, ±5V Differential Input




Figure 35. Input Common-Mode Voltage vs. ADC Driver Output Voltage, Gain = 0.87, ±4.096V Differential Input




Figure 36. Input Common-Mode Voltage vs. ADC Driver Output Voltage, Gain = $1.38, \pm 2.5 \text{V}$ Differential Input




Figure 37. Input Common-Mode Voltage vs. ADC Driver Output Voltage, Gain = 2.25, ±1.5V Differential Input



Figure 38. 1/f Noise for 0.1 Hz to 10 Hz Bandwidth, $f_S = 100$ kSPS, 256 Samples Averaged per Reading, OSR = 4096

TERMINOLOGY

Integral Nonlinearity (INL)

INL is the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line

Differential Nonlinearity (DNL)

In an ideal μ Module, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

Zero Error

Zero error is the difference between the ideal midscale voltage, 0 V, and the actual voltage producing the midscale output code, 0 LSB.

Gain Error

The first transition (from 100 ... 00 to 100 ... 01) occurs at a level ½ LSB above nominal negative full scale. The last transition (from 011 ... 10 to 011 ... 11) occurs for an analog voltage 1½ LSB below the nominal full scale. The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition from the difference between the ideal levels.

Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to SINAD as follows:

$$ENOB = (SINAD_{dB} - 1.76)/6.02$$

ENOB is expressed in bits.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels.

Dynamic Range

Dynamic range is the ratio of the rms value of the full scale to the total rms noise measured. The value for dynamic range is expressed in decibels. It is measured with a signal at $-60~\mathrm{dBFS}$ so that it includes all noise sources and DNL artifacts.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

Signal-to-Noise-and-Distortion Ratio (SINAD)

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components that are less than the Nyquist frequency, including harmonics but excluding dc. The value of SINAD is expressed in decibels.

Aperture Delay

Aperture delay is the measure of the acquisition performance and is the time between the rising edge of the CNV input and when the input signal is held for a conversion.

Transient Response

Transient response is the time required for the μ Module to acquire a full-scale input step to ± 1 LSB accuracy.

Common-Mode Rejection Ratio (CMRR)

CMRR is the ratio of the power in the μ Module output at the frequency, f, to the power of a 1.3 V p-p sine wave applied to the input common-mode voltage of frequency, f.

$$CMRR (dB) = 10log(P_{\mu Module_IN}/P_{\mu Module_OUT})$$

where

 $P_{\mu Module_IN}$ is the common-mode power at the frequency, f, applied to the inputs.

 $P_{\mu Module_OUT}$ is the power at the frequency, f, in the $\mu Module$ output.

Power Supply Rejection Ratio (PSRR)

PSRR is the ratio of the power in the μ Module output at the frequency, f, to the power of a 500 mV p-p sine wave applied to the VDD and VS+ supply voltage centered at 5 V and 100 mV p-p for a VS- supply voltage centered at -1V of frequency, f.

$$PSRR (dB) = 10 \log(P_{\mu Module_IN}/P_{\mu Module_OUT})$$

where

 $P_{\mu Module_IN}$ is the power at the frequency, f, at each of the VDD, VS+ and VS- supply pins.

 $P_{\mu Module_OUT}$ is the power at the frequency, f, in the $\mu Module$ output.

THEORY OF OPERATION




Figure 39. ADAQ23878 µModule Simplified Block Diagram

CIRCUIT INFORMATION

The ADAQ23878 is a precision, high speed, µModule data acquisition solution that reduces the development cycle of precision measurement systems by transferring the design burden of component selection, optimization, and layout from the designer to the device. The ADAQ23878 reduces the end system component count by combining multiple common signal processing and conditioning blocks in a single device, including a low noise, fully differential ADC driver, a stable reference buffer, and a high speed, 18-bit, 15 MSPS SAR ADC. The device also incorporates the Analog Devices proprietary iPASSIVES™ technology components necessary for optimum performance. The superior matching and drift characteristics of the resistors minimizes temperature dependent error sources.

The ADAQ23878 includes a precision internal 2.048 V reference, as well as an internal reference buffer. The ADAQ23878 also has a high-speed serial LVDS interface that can output one or two bits at a time. The fast 15 MSPS throughput with no pipeline latency makes the ADAQ23878 ideally suited for a wide variety of high-speed applications. The ADAQ23878 dissipates only 143 mW at 15 MSPS.

TRANSFER FUNCTION

The ADAQ23878 μ Module digitizes the full-scale voltage of $2\times$ Vref in to 2^{18} levels, resulting in an LSB size of 31.25μ V with REFBUF = 4.096 V. The output data is in twos complement format. The ideal transfer function is shown in Figure 40. The ideal offset binary transfer function can be obtained from the twos complement transfer function by inverting the most significant bit (MSB) of each output code.




Figure 40. ADAQ23878 Transfer Function (FSR Is Full-Scale Range)

Table 7. Output Codes and Ideal Input Voltages

Description	Inputs Voltages	Digital Output Code (Twos Complement, Hex.)				
FSR – 1 LSB	$(131,071 \times V_{REF})/(131,072 \times gain)$	0x1FFFF				
Midscale + 1 LSB	$V_{REF}/(131,072 \times gain)$	0x00001				
Midscale	0 V	0x00000				
Midscale – 1 LSB	–V _{REF} / (131,072 × gain)	0x3FFFF				
–FSR + 1 LSB	$-(131,071 \times V_{REF})/(131,072 \times gain)$	0x20001				
–FSR	$-V_{REF} imes gain$	0x20000				

APPLICATIONS INFORMATION TYPICAL APPLICATION DIAGRAM

Figure 41–44 shows the typical application examples of differential signals applied to each of the ADAQ23878 inputs for a given gain with varying common-mode voltage. Figure 46-49 shows the typical application example of a single-ended

signal applied to one of the ADAQ23878 inputs for a given gain with a fixed common-mode voltage of 0 V.

Table 8 shows how the input signal should be applied for a given gain or input range option.

Table 8.

Gain ¹	Input Range	Input Signal on Pins	Test Conditions
0.37	±10V	IN2+, IN2-	Connect OUT+, IN1- and OUT-, IN1+ pins together (figure 40, 45)
0.73	±5V	IN1+, IN1-	Connect OUT+, IN2- and OUT-, IN2+ pins together (figure 41, 46)
0.87	±4.096V	IN2+, IN2-	Leave IN1+, IN1- pins floating (figure 42, 47)
1.38	±2.5V	IN1+, IN1-	Leave IN2+, IN2- pins floating (figure 43, 48)
2.25	±1.5V	IN2+/IN1+, IN2-/IN1-	Connect IN2-, IN1- and IN2+, IN1+ pins together (figure 44, 49)




Figure 41. ADAQ23878 Differential Input Configuration with Gain = 0.37, $\pm 10V$ input range




Figure 42. ADAQ23878 differential input configuration with Gain = $0.73 \pm 5V$ input range




Figure 43. ADAQ23878 differential input configuration with Gain = 0.87, $\pm 4.096V$ input range




Figure 44. ADAQ23878 differential input configuration with Gain = 1.38, \pm 2.5V input range




Figure 45. ADAQ23878 differential input configuration with Gain = 2.25, \pm 1.5V input range




Figure 46. ADAQ23878 single-ended input configuration with Gain = 0.37




Figure 47. ADAQ23878 single-ended input configuration with Gain = 0.73




Figure 48. ADAQ23878 single-ended input configuration with Gain = 0.87




Figure 49. ADAQ23878 single-ended input configuration with Gain = 1.38




Figure 50. ADAQ23878 single-ended input configuration with Gain = 2.25

VOLTAGE REFERENCE INPUT

The ADAQ23878 µModule has an internal low noise, low drift (20 ppm/°C), band gap reference connected to REFIN. An internal reference buffer gains the REFIN voltage by 2× to 4.096 V at the REFBUF pin. The voltage difference between REFBUF and GND determines the full-scale input range of the ADAQ23878. The common mode voltage of VCMO and LVDS pins are derived from the REFBUF, therefore, a voltage at REFBUF pin must be stable after the ADAQ23878 is powered on or exits power-down mode before starting a conversion cycle. The reference and reference buffer can also be externally driven if desired. Also housed in the ADAQ23878 is a 10 μF decoupling capacitor between REFBUF and GND that is ideally laid out within the device. This decoupling capacitor is a required component of the SAR architecture. Adding a second, smaller capacitor in parallel with the 10 µF capacitor may degrade performance and is not recommended.

Internal Reference with Internal Reference Buffer

To use the internal reference and internal reference buffer, bypass the REFIN pin to GND with a 0.1μF ceramic capacitor.

External Reference with Internal Reference Buffer

If more accuracy and/or lower drift is desired, REFIN can be directly overdriven by an external 2.048 V reference as shown in Figure 51. Analog Devices offers a portfolio of high-performance references designed to meet the needs of many applications. With small size, low power, and high accuracy, the LTC6655 is well suited for use with the ADAQ23878 when overdriving the internal reference. The LTC6655 offers 0.025% (maximum) initial accuracy and 2 ppm/°C (maximum) temperature coefficient for high precision applications.




Figure 51. Using the LTC6655 as an External Reference

External Reference Buffer

The internal reference buffer can also be overdriven with an external 4.096 V reference at REFBUF as shown in Figure 52. To do so, REFIN must be grounded to disable the reference buffer. The external reference must have a fast-transient response and be able to drive the 0.5 mA to 1.6 mA load at the REFBUF pin. The LTC6655 is recommended when overdriving REFBUF.




Figure 52. Overdriving REFBUF Using the LTC6655

COMMON-MODE OUTPUT

The VCMO pin is an output that provides one half the voltage present on the REFBUF pin. This voltage is used to set the common mode of a differential amplifier driving the analog inputs. If VCMO is not used, it can be left floating, but the parasitic capacitance on the pin must be under 10 pF.

POWER SUPPLY

The ADAQ23878 uses four power supplies: an internal ADC core supply (VDD), a digital input/output interface supply (VIO), a fully differential ADC driver positive supply (VS+), and a negative supply (VS-). Figure 32 shows the typical total power dissipation including individual consumption for each of the VS+, VDD, and VIO supplies. It is recommended to bypass each of the supply pins (VDD, VIO, VS+, and VS-) with a 2.2 μF

(0402, X5R) ceramic decoupling capacitor connected to GND. See the Board Layout section for the layout guidelines.

Power Supply Sequencing

The ADAQ23878 does not have any specific power supply sequencing requirements. The internal ADC core of ADAQ23878 has a power-on-reset (POR) circuit that resets the ADAQ23878 at initial power-up or whenever VDD drops well below the minimum values. After the supply voltage re-enters the nominal supply voltage range, the POR reinitializes the ADAQ23878. After the ADAQ23878 is powered on or exits power-down mode, conversion data is invalid for the first two conversion cycles. The subsequent conversion results are accurate as long as the time between conversions meets the toys specification.

Power-Down Mode

The power-down mode of fully differential ADC driver is asserted by applying a low logic level (GND) to the PDB_AMP pin to minimize the quiescent current consumed when the ADAQ23878 is not being used. When the PDB_AMP pin is connected to GND, the fully differential ADC driver output is high impedance. When PDB_ADC is low logic level, an internal ADC core enters power-down mode, and all circuitry (including the LVDS interface) is shut down. When PDB_AMP and PDB_ADC are connected to a high logic level, the ADAQ23878 operates normally. The logic levels for both the PDB_AMP and PDB_ADC pins are determined by VS+ and VIO, respectively.

In power-down state, all internal ADC functions, including the reference and LVDS outputs, are turned off and subsequent conversion requests are ignored. This mode can be used if the ADAQ23878 is inactive for a long period of time and the user wants to minimize power dissipation. The amount of time required to recover from power-down mode depends on how REFBUF is configured. When using the internal reference buffer, the internal ADC core will stabilize after 20ms. If REFBUF is externally driven, the recovery time can be significantly less.

DIGITAL INTERFACE

The ADAQ23878 conversion is controlled by the CNV+ and CNV– inputs, which can be driven directly with an LVDS signal. Alternatively, the CNV+ pin can be driven with a 0 V to 2.5 V CMOS signal when CNV– is connected to GND. A rising edge on CNV+ samples the analog inputs and initiates a conversion. The pulse width of CNV+ must meet the t_{CNVH} and t_{CNVL} specifications in the timing table.

After the ADAQ23878 is powered on or exits power-down mode, conversion data is invalid for the first two conversion cycles. The subsequent conversion results are accurate as long as the time between conversions meets the $t_{\rm CYC}$ specification. If the analog input signal has not completely settled when it is sampled, the ADAQ23878 noise performance is affected by jitter on the rising edge of CNV+. In this case, drive the rising edge of CNV+ with a clean, low jitter signal. Note that the ADAQ23878 is less sensitive to jitter on the falling edge of CNV+. In applications that are insensitive to jitter, CNV can be driven directly from an FPGA.

The ADAQ23878 has an internal clock that is trimmed to achieve a maximum conversion time of 63 ns. With a typical acquisition time of 27.7 ns, throughput performance of 15 MSPS is achieved.

The ADAQ23878 has a serial LVDS digital interface that is easy to connect to an FPGA. Three LVDS pairs are required: CLK±, DCO±, and DA±. A fourth LVDS pair, DB±, is optional (see Figure 53). Route the LVDS signals on the PCB as 100 Ω differential transmission lines and terminated at the receiver with 100 Ω resistors. The optional LVDS output, DB±, is enabled, and data is output 2 bits at a time on DA± and DB±. Enabling the DB± output increases the supply current from VIO by about 3.6 mA. In two-lane mode, four clock pulses are required for CLK± (see Figure 57).




Figure 53. Digital Output Interface to an FPGA

One-Lane Output Mode

A conversion is started by the rising edge of CNV+. When the conversion is complete, the most significant data bit is output on DA±. Data is then ready to be shifted out by applying a burst of eight clock pulses to the CLK± input. The data on DA± is updated by every edge of CLK±. An echoed version of CLK± is output on DCO±. The edges of DA± and DCO± are aligned. Therefore, DCO± can be used to latch DA± in the FPGA. The timing of a single conversion is shown in Figure 54 and Figure 55. Data must be clocked out after the current conversion is complete, and before the next conversion finishes. The valid time window for clocking out data is shown in Figure 56. Note that it is allowed to be still clocking out data when the next conversion begins.

Two-Lane Output Mode

At high sample rates, the required LVDS interface data rate can reach >400 Mbps. Most FPGAs can support this rate, but if a lower data rate is desired, the two-lane output mode can be used. When the TWOLANES input pin is connected high (VIO), the ADAQ23878 outputs 2 bits at a time on DA-/DA+ and DB-/DB+, as shown in Figure 57.




Figure 54. Timing Diagram for a Single Conversion in One-Lane Mode




Figure 55. Timing Diagram for Multiple Conversions in One-Lane Output Mode




Figure 56. Valid Time Window for Clocking Out Data




Figure 57. Two-Lane Output Mode

Output Test Patterns

The test pattern is enabled when the TESTPAT pin is brought high (VIO) to allow in-circuit testing of the digital interface of the ADAQ23878 and forces the LVDS data outputs to be a test pattern. The ADAQ23878 digital data outputs known values as a test pattern as follows:

One-lane mode: 10 1000 0001 1111 1100
Two-lane mode: 11 0011 0000 1111 1100

When the TESTPAT pin is connected low (GND), the ADAQ23878 digital data outputs the conversion results.

BOARD LAYOUT

The PCB layout is critical for preserving signal integrity and achieving the expected performance from the ADAQ23878. A multilayer board with an internal, clean ground plane in the first layer beneath the ADAQ23878 is recommended. Care must be taken with the placement of individual components and routing of various signals on the board. It is highly recommended to route input and output signals symmetrically. Solder the ground pins of the ADAQ23878 directly to the ground plane of the PCB using multiple vias. Remove the ground and power planes beneath the input and output pins of ADAQ23878 to avoid undesired parasitic capacitance. Any undesired parasitic capacitance could impact the distortion and linearity performance of the ADAQ23878.

The pinout of the ADAQ23878 eases the layout and allowing its analog signals on the left side and its digital signals on the right side. The sensitive analog and digital sections must be separated on the PCB while keeping the power supply circuitry away from the analog signal path. Fast switching signals, such as CNV± or CLK±, and digital outputs DA± and DB± must not run near or cross over analog signal paths to prevent noise coupling to the ADAQ23878.

Good quality ceramic bypass capacitors of at least 2.2 μF (0402, X5R) must be placed between each of supply pins (VDD, VIO, VS+, and VS–) of the ADAQ23878 and GND to minimize electromagnetic interference (EMI) susceptibility and to reduce the effect of glitches on the power supply lines. All the other

required bypass capacitors are laid out within the ADAQ23878, saving extra board space and cost.

Figure 43 shows the FFT sampling of the ADAQ23878 at 15 MSPS with the inputs shorted when the external decoupling capacitors on the REFIN, VDD, and VIO pins near the $\mu Module$ are removed and how well $\mu Module$ rejects any supply noise and reduces sensitivity to perturbations. This performance impact was verified on the EVAL-ADAQ23878FMCZ and no spurs are present in the noise floor, regardless of whether these external decoupling capacitors are used or removed. The recommended board layout is described in the EVAL-ADAQ23878FMCZ user guide.




Figure 58. FFT with Shorted Inputs

Mechanical Stress Shift

The mechanical stress of mounting a device to a board may cause subtle changes to the SNR and internal voltage reference. The best soldering method is to use IR reflow or convection soldering with a controlled temperature profile. Hand soldering with a heat gun or a soldering iron is not recommended.

OUTLINE DIMENSIONS




Figure 59. 100-Ball Chip Scale Package Ball Grid Array [CSP_BGA] (BC-100-7) Dimensions shown in millimeters